Modified Lifting Scheme Algorithm for DWT with Optimized Latency & Throughput and FPGA Implementation for Low Power & Area

被引：0
|
作者：
Mohan, Murali S. [1 ]
Sathyanarayana, P. [2 ]
机构：
[1] SVCET, Dept ECE, Chittoor, AP, India
[2] SV Univ, Coll Engn, Dept ECE, Tirupati, Andhra Pradesh, India
来源：
2016 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER APPLICATIONS (ICACA) | 2016年
关键词：
Lifting Scheme; Pipelined Lifting DWT; FPGA; Throughput; Latency; ARCHITECTURE;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The image processing applications require low power and high speed, the convolution based 1D-DWT is not desirable. In this proposed architecture the modified 5/3 lifting algorithm is realized on FPGA platform with optimizations. The latency and throughput is optimized with the modified algorithm. The architecture is modelled using HDL and implemented on FPGA. The proposal operates at 178MHz and realised for an area consumption of less than 1% with 24mW power consumption. The computed reports show performance improvement over existing techniques.
引用
收藏
页码：351 / 356
页数：6
相关论文
共 50 条
  • [11] FPGA implementation of compact and low-power multiplierless architectures for DWT and IDWT
    Jhilam Jana
    Ritesh Sur Chowdhury
    Sayan Tripathi
    Jaydeb Bhaumik
    Journal of Real-Time Image Processing, 2024, 21
  • [12] FPGA implementation of compact and low-power multiplierless architectures for DWT and IDWT
    Jana, Jhilam
    Chowdhury, Ritesh Sur
    Tripathi, Sayan
    Bhaumik, Jaydeb
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2024, 21 (01)
  • [13] VLSI architecture for high-speed/low-power implementation of multilevel lifting DWT
    Mohanty, Basant K.
    Meher, Pramod K.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 458 - +
  • [14] Design and implementation of power and area optimized AES architecture on FPGA for IoT application
    Rajasekar, P.
    Mangalam, H.
    CIRCUIT WORLD, 2021, 47 (02) : 153 - 163
  • [15] Low Power and Area Efficient Implementation of BCD Adder on FPGA
    Mishra, Shambhavi
    Verma, Gaurav
    2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 461 - 465
  • [16] FPGA Implementation of Secure Internet of Things (SIT) Algorithm for High Throughput Area Ratio
    Rabab, Um E.
    Ahmed, Irfan
    Aslam, Muhammad Imran
    Usman, Muhammad
    INTERNATIONAL JOURNAL OF FUTURE GENERATION COMMUNICATION AND NETWORKING, 2018, 11 (05): : 63 - 71
  • [17] Area- and Power-Efficient Architecture for High-Throughput Implementationof Lifting 2-D DWT
    Mohanty, Basant K.
    Mahajan, Anurag
    Meher, Pramod K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (07) : 434 - 438
  • [18] Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT
    Mohanty, Basant K.
    Meher, Pramod Kumar
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2011, 59 (05) : 2072 - 2084
  • [19] FPGA Implementation Of Dynamic Power, Area Optimized Reversible ALU For Various DSP Applications
    Jose, Cissy
    Subash, T. D.
    Thomas, Simi P.
    MATERIALS TODAY-PROCEEDINGS, 2020, 24 : 2044 - 2053
  • [20] Low power and Area Efficient Reconfigurable FIR Filter implementation in FPGA
    Gunasekaran, K.
    Manikandan, M.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 300 - 303
12345