Modified Lifting Scheme Algorithm for DWT with Optimized Latency & Throughput and FPGA Implementation for Low Power & Area

被引：0
|
作者：
Mohan, Murali S. [1 ]
Sathyanarayana, P. [2 ]
机构：
[1] SVCET, Dept ECE, Chittoor, AP, India
[2] SV Univ, Coll Engn, Dept ECE, Tirupati, Andhra Pradesh, India
来源：
2016 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER APPLICATIONS (ICACA) | 2016年
关键词：
Lifting Scheme; Pipelined Lifting DWT; FPGA; Throughput; Latency; ARCHITECTURE;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The image processing applications require low power and high speed, the convolution based 1D-DWT is not desirable. In this proposed architecture the modified 5/3 lifting algorithm is realized on FPGA platform with optimizations. The latency and throughput is optimized with the modified algorithm. The architecture is modelled using HDL and implemented on FPGA. The proposal operates at 178MHz and realised for an area consumption of less than 1% with 24mW power consumption. The computed reports show performance improvement over existing techniques.
引用
收藏
页码：351 / 356
页数：6
相关论文
共 50 条
  • [31] Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency
    Aggarwal, Supriya
    Khare, Kavita
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [32] Low-Power Hyperspectral Anomaly Detector Implementation in Cost-Optimized FPGA Devices
    Caba, Julian
    Diaz, Maria
    Barba, Jesus
    Guerra, Raul
    Escolar, Soledad
    Lopez, Sebastian
    IEEE JOURNAL OF SELECTED TOPICS IN APPLIED EARTH OBSERVATIONS AND REMOTE SENSING, 2022, 15 : 2379 - 2393
  • [33] FPGA implementation of a low-power and area-efficient state-table-based compression algorithm for DSLR cameras
    Lone, Mohd Rafi
    Hakim, Najeeb-ud-Din
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (06) : 2927 - 2942
  • [34] Novel design for a low-latency CORDIC algorithm for sine-cosine computation and its Implementation on FPGA
    Salehi, Forouzan
    Farshidi, Ebrahim
    Kaabi, Hooman
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 77 (77)
  • [35] Comparative analysis of low power implementation for AES algorithm in ARTIX 7 FPGA & ASIC
    Manoj, G.
    Jayasingh, J. . Roopa
    Divya, P. S.
    Saravanan
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (06): : 23 - 26
  • [36] An Optimized Approach for Efficient- Power and Low-Latency Fog Environment Based on the PSO Algorithm
    Jabour, Ishraq Madhi
    Al-Libawy, Hilal
    PROCEEDING OF 2021 2ND INFORMATION TECHNOLOGY TO ENHANCE E-LEARNING AND OTHER APPLICATION (IT-ELA 2021), 2021, : 52 - 57
  • [37] FinFET-based power-efficient, low leakage, and area-efficient DWT lifting architecture using power gating and reversible logic
    Subannan Palanisamy, Kesavan
    Ramachandran, Rajeswari
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (08) : 1304 - 1318
  • [38] Design & Implementation of Area Efficient Low Power High Speed MAC Unit using FPGA
    Pawar, Roshani
    Shriramwar, S. S.
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 2683 - 2687
  • [39] Low Latency, Area and Optimal Power Hybrid Lightweight Cryptography Authentication Scheme for Internet of Things Applications
    Prakasam, P.
    Madheswaran, M.
    Sujith, K. P.
    Sayeed, Md Shohel
    WIRELESS PERSONAL COMMUNICATIONS, 2022, 126 (01) : 351 - 365
  • [40] Low Latency, Area and Optimal Power Hybrid Lightweight Cryptography Authentication Scheme for Internet of Things Applications
    P. Prakasam
    M. Madheswaran
    K. P. Sujith
    Md Shohel Sayeed
    Wireless Personal Communications, 2022, 126 : 351 - 365
12345