共 50 条
- [1] Minimizing virtual channel buffer for routers in on-chip communication architectures [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1080 - 1085
- [4] Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers [J]. 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 250 - 255
- [5] Performance Evaluation of Buffer Sharing Routers for Network on Chip [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 149 - 152
- [6] A High Performance Router With Dynamic Buffer Allocation For On-Chip Interconnect Networks [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 462 - 467
- [8] FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 936 - 941
- [9] ElastiStore: An Elastic Buffer Architecture for Network-on-Chip Routers [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
- [10] DPSB: Dual Port Shared Buffer Mechanism for Efficient Buffer Utilization in Network on Chip Routers [J]. 2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 135 - 136