共 50 条
- [42] A low-power on-chip LDO with advanced reference buffer IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
- [43] NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers 2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-45), 2012, : 270 - 281
- [45] ViChaR: A dynamic virtual channel regulator for network-on-chip routers MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 333 - +
- [46] An analytical model for Network-on-Chip with finite input buffer Frontiers of Computer Science in China, 2011, 5 : 126 - 134
- [47] An analytical model for Network-on-Chip with finite input buffer FRONTIERS OF COMPUTER SCIENCE IN CHINA, 2011, 5 (01): : 126 - 134
- [49] Modelling the dynamic response of on-chip decoupling capacitors SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 39 - 42
- [50] ADC on-Chip Dynamic Test by PWM Technique ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 15 - 18