A dynamic distribution of the input buffer for on-chip routers

被引:0
|
作者
Fan Lifang [1 ]
Zhang Xingming [1 ]
Chen Ting [1 ]
机构
[1] PLA Informat Engn Univ, Insitute Informat Engn, Zhengzhou 450002, Peoples R China
关键词
NoC; buffer; dynamic allocation; performance;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Each port has a same buffer in typical network on chip input ports. Under the condition of the imbalance load in the work, there will be a port all buffer used and some other ports has many idle buffer. It will reduce the NoC buffer utilization, then influence the NoC overall performance. In this paper, an algorithm of dynamically allocation port buffer based on load is proposed. This algorithm allocates buffer to each port according to the load of each port. It is improve the buffer utilization effectively. Under the 90nm process, we achieve the on chip router that can allocate input buffer dynamically. The experimental results show that the router's information delay reduced up to 34.7% and throughput increased by 13.4% in the hot mode. The router's area is smaller than the typical router overhead, so it can meet the application for the network on chip.
引用
收藏
页码:287 / 292
页数:6
相关论文
共 50 条
  • [41] A NAND flash management algorithm with limited on-chip buffer resource
    Luo, Jianjun
    Fan, Lingyan
    Tsu, Chris
    COMPUTERS & ELECTRICAL ENGINEERING, 2015, 44 : 1 - 12
  • [42] A low-power on-chip LDO with advanced reference buffer
    Qu, Xi
    Zhou, Ze-kun
    Zhang, Bo
    IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
  • [43] NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers
    Chen, Lizhong
    Pinkston, Timothy M.
    2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-45), 2012, : 270 - 281
  • [44] Buffer efficiency in wormhole routers
    Wilberforce University, Wilberforce, OH 45384, United States
    Int J Comput Appl, 2006, 4 (314-320):
  • [45] ViChaR: A dynamic virtual channel regulator for network-on-chip routers
    Nicopoulos, Chrysostomos A.
    Park, Dongkook
    Kim, Jongman
    Vijaykrishnan, N.
    Yousif, Mazin S.
    Das, Chita R.
    MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 333 - +
  • [46] An analytical model for Network-on-Chip with finite input buffer
    Jian Wang
    Yu-bai Li
    Chang Wu
    Frontiers of Computer Science in China, 2011, 5 : 126 - 134
  • [47] An analytical model for Network-on-Chip with finite input buffer
    Wang, Jian
    Li, Yu-bai
    Wu, Chang
    FRONTIERS OF COMPUTER SCIENCE IN CHINA, 2011, 5 (01): : 126 - 134
  • [48] CIB-HIER: Centralized Input Buffer Design in Hierarchical High-radix Routers
    Li, Cunlu
    Dong, Dezun
    Yang, Shazhou
    Liao, Xiangke
    Sun, Guangyu
    Liu, Yongheng
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2021, 18 (04)
  • [49] Modelling the dynamic response of on-chip decoupling capacitors
    Vázquez, JR
    Meijer, M
    SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 39 - 42
  • [50] ADC on-Chip Dynamic Test by PWM Technique
    Ahmad, Shakeel
    Dabrowski, Jerzy
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 15 - 18