Modelling the dynamic response of on-chip decoupling capacitors

被引：0
|
作者：
Vázquez, JR [1 ]
Meijer, M [1 ]
机构：
[1] Univ Politecn Catalunya, Dept Elect Engn, E-08028 Barcelona, Spain
来源：
SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/SPI.2004.1408996
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
High-speed digital circuits require increasing amounts of on-chip decoupling capacitors (decaps) to preserve power integrity. There re, proper modelling and analysis of the dynamic response of such decaps in the high frequency range is needed. This paper shows that, in that range, lumped decap models fail and have to be substituted by distributed models. A derivation of such distributed model based on physical grounds is presented and compared with SPICE non-quasi static MOS models.
引用
收藏
页码：39 / 42
页数：4
相关论文
共 50 条
  • [1] Nanoscale On-Chip Decoupling Capacitors
    Popovich, Mikhail
    Friedman, Eby G.
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 51 - +
  • [2] Effective radii of on-chip decoupling capacitors
    Popovich, Mikhail
    Sotman, Michael
    Kolodny, Avinoam
    Friedman, Eby G.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (07) : 894 - 907
  • [3] Analysis and Design of On-Chip Decoupling Capacitors
    Charania, Tasreen
    Opal, Ajoy
    Sachdev, Manoj
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (04) : 648 - 658
  • [4] The effects of on-chip and package decoupling capacitors and an efficient ASIC decoupling methodology
    Na, NJ
    Budell, T
    Chiu, C
    Tremble, E
    Wemple, I
    [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 556 - 567
  • [5] Efficient Distributed On-Chip Decoupling Capacitors for Nanoscale ICs
    Popovich, Mikhail
    Friedman, Eby G.
    Secareanu, Radu M.
    Hartin, Olin L.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (12) : 1717 - 1721
  • [6] Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint
    Wang, Jun
    Lu, Jianmin
    Liu, Yang
    Chu, Xiuqin
    Li, Yushan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (12) : 3415 - 3423
  • [7] Analysis of the Influence of Substrate on the Performance of On-Chip MOS Decoupling Capacitors
    Rius, Josep
    Meijer, Maurice
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) : 484 - 494
  • [8] Effects of on-chip and off-chip decoupling capacitors on electromagnetic radiated emission
    Kim, J
    Kim, H
    Ryu, W
    Kim, J
    Yun, YH
    Kim, SH
    Ham, SH
    An, HK
    Lee, YH
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 610 - 614
  • [9] Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs
    Popovich, Mikhail
    Friedman, Eby G.
    Secareanu, Radu M.
    Hartin, Olin L.
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 811 - +
  • [10] A compact model for analysis and design of on-chip power network with decoupling capacitors
    Zarkesh-Ha, P
    Doniger, K
    Loh, W
    Sun, D
    Stephani, R
    Priebe, G
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 84 - 89
12345