A dynamic distribution of the input buffer for on-chip routers

被引:0
|
作者
Fan Lifang [1 ]
Zhang Xingming [1 ]
Chen Ting [1 ]
机构
[1] PLA Informat Engn Univ, Insitute Informat Engn, Zhengzhou 450002, Peoples R China
关键词
NoC; buffer; dynamic allocation; performance;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Each port has a same buffer in typical network on chip input ports. Under the condition of the imbalance load in the work, there will be a port all buffer used and some other ports has many idle buffer. It will reduce the NoC buffer utilization, then influence the NoC overall performance. In this paper, an algorithm of dynamically allocation port buffer based on load is proposed. This algorithm allocates buffer to each port according to the load of each port. It is improve the buffer utilization effectively. Under the 90nm process, we achieve the on chip router that can allocate input buffer dynamically. The experimental results show that the router's information delay reduced up to 34.7% and throughput increased by 13.4% in the hot mode. The router's area is smaller than the typical router overhead, so it can meet the application for the network on chip.
引用
收藏
页码:287 / 292
页数:6
相关论文
共 50 条
  • [31] Rate analysis for streaming applications with on-chip buffer constraints
    Maxiaguine, A
    Künzli, S
    Chakraborty, S
    Thiele, L
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 131 - 136
  • [32] MUA-Router: Maximizing the Utility-of-Allocation for On-chip Pipelining Routers
    Li, Cunlu
    Dong, Dezun
    Liao, Xiangke
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (03)
  • [33] A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers
    Lai, Mingche
    Wang, Zhiying
    Gao, Lei
    Lu, Hongyi
    Dai, Kui
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 630 - 633
  • [34] Simple Virtual Channel Allocation for High Throughput and High Frequency On-Chip Routers
    Xu, Yi
    Zhao, Bo
    Zhang, Youtao
    Yang, Jun
    HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 259 - +
  • [35] On the Design of Reconfigurable Crossbar Switch for Adaptable On-Chip Topologies in Programmable NoC Routers
    de Freitas, Henrique Cota
    Alexandre Navaux, Philippe Olivier
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 129 - 132
  • [36] Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System
    Vucha, Mahendra
    Rajawat, Arvind
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2015, 2015
  • [37] Transient Queuing Models for Input-Buffered Routers in Network-on-Chip
    Oehmann, David
    Fischer, Erik
    Fettweis, Gerhard
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 57 - 63
  • [38] Trends in On-Chip Dynamic Resource Management
    Moazzemi, Kasra
    Kanduri, Anil
    Juhasz, David
    Miele, Antonio
    Rahmani, Amir M.
    Liljeberg, Pasi
    Jantsch, Axel
    Dutt, Nikil
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 62 - 69
  • [39] Delay Metric for On-Chip RLCG Interconnect for Arbitrary input
    Maheshwari, V.
    Jadav, H.
    Majumdar, S.
    Rakshit, J.
    Kar, R.
    Mandal, D.
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 369 - 372
  • [40] Floorplanning for even on-chip thermal distribution
    Xu, Ning
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2411 - 2414