ANALYSIS AND DESIGN OF SINGLE ENDED SRAM CELL FOR LOW-POWER OPERATION

被引:0
|
作者
Ojha, Sunil Kumar [1 ]
Singh, O. P. [1 ]
Mishra, G. R. [1 ]
Vaya, P. R. [2 ]
机构
[1] Amity Univ, Dept Elect, Lucknow, Uttar Pradesh, India
[2] Indian Inst Technol, Dept Elect Engn, Madras, Tamil Nadu, India
关键词
6T-SRAM; Single ended SRAM; Transistor sizing; low power;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In current developments of semiconductor memory cell design specially designing of static random access memory cell is become a major critical issue, due to the fact that the process technology is scaling to newer node very rapidly and hence the transistor size reduces most frequently. This paper analyzes the performance of a single ended SRAM cell for low power operation. As per the state of the art the single ended SRAM cell should operate at lowest power supply as possible so the presented design uses a single bit line for the read as well as writes operation of the cell which reduces the power requirements for the proper operation of the cell. This type of operation also improves the read stability and writes ability of the cell which overall improves the stability of the cell which is a critical factor for the SRAM cell designing. The proposed design has the enhanced transistor models for efficient operation. The main objective of this work is to operate the SRAM cell with proper stability and with low voltage. The standard 90nm processes technology is used in the modeling of transistors. The simulation result shows the low power operation of the cell with improved stability. The average transition power is obtained as 1.1 mu w with the power supply of 1.6v which shows the low power operation of the cell. Thus this work evaluates the performance of the single ended SRAM cell for low power operation with low voltage operation.
引用
收藏
页码:178 / 181
页数:4
相关论文
共 50 条
  • [1] Single-Ended Half-Swing Low-Power SRAM Design
    Choday, Harsha
    Stine, James E.
    [J]. 2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 2108 - 2112
  • [2] DESIGN AND ANALYSIS OF A LOW-POWER HEMT SRAM CELL
    BUSHEHRI, E
    BRATOV, V
    THIEDE, A
    STAROSELSKY, V
    CLARK, D
    [J]. ELECTRONICS LETTERS, 1995, 31 (21) : 1828 - 1829
  • [3] A low-power single-ended SRAM in FinFET technology
    Ensan, Sina Sayyah
    Moaiyeri, Mohammad Hossein
    Moghaddam, Majid
    Hessabi, Shaahin
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 99 : 361 - 368
  • [4] Design and Analysis of Two Low-Power SRAM Cell Structures
    Razavipour, G.
    Afzali-Kusha, A.
    Pedram, M.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (10) : 1551 - 1555
  • [5] Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
    Ahmad, Sayeed
    Gupta, Mohit Kumar
    Alam, Naushad
    Hasan, Mohd
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) : 2634 - 2642
  • [6] Design and analysis of single-ended robust low power 8T SRAM cell
    Gupta, Neha
    Pahuja, Hitesh
    [J]. 4TH INTERNATIONAL CONFERENCE ON ADVANCEMENTS IN ENGINEERING & TECHNOLOGY (ICAET-2016), 2016, 57
  • [7] Design and Analysis of a Low-Power Ternary SRAM
    Choi, Youngchang
    Kim, Sunmean
    Lee, Kyongsu
    Kang, Seokhyeong
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [8] Low-power reliable SRAM cell for write/read operation
    Prabhu, C. M. R.
    Singh, Ajay Kumar
    [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (21): : 1 - 6
  • [9] Low-power half-select free single-ended 10 transistor SRAM cell
    Anubhav Sinha
    Aminul Islam
    [J]. Microsystem Technologies, 2017, 23 : 4133 - 4144
  • [10] Low-Power 9T Subthreshold SRAM Cell with Single-Ended Write Scheme
    Sinha, Anubhav
    Kumar, Vikash
    Islam, Aminul
    [J]. 2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,