Statistical variability study of random dopant fluctuation on gate-all-around inversion-mode silicon nanowire field-effect transistors

被引:30
|
作者
Yoon, Jun-Sik [1 ,2 ]
Rim, Taiuk [1 ,2 ]
Kim, Jungsik [3 ]
Kim, Kihyun [1 ,2 ]
Baek, Chang-Ki [1 ,2 ,4 ]
Jeong, Yoon-Ha [4 ]
机构
[1] Pohang Univ Sci & Technol, Dept Creat IT Engn, Pohang 790784, South Korea
[2] Pohang Univ Sci & Technol, Future IT Innovat Lab, Pohang 790784, South Korea
[3] Pohang Univ Sci & Technol, Div IT Convergence Engn, Pohang 790784, South Korea
[4] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 790784, South Korea
关键词
MOBILITY MODEL; SIMULATION; ELECTRON; LEAKAGE; IMPACT;
D O I
10.1063/1.4914976
中图分类号
O59 [应用物理学];
学科分类号
摘要
Random dopant fluctuation effects of gate-all-around inversion-mode silicon nanowire field-effect transistors (FETs) with different diameters and extension lengths are investigated. The nanowire FETs with smaller diameter and longer extension length reduce average values and variations of subthreshold swing and drain-induced barrier lowering, thus improving short channel immunity. Relative variations of the drain currents increase as the diameter decreases because of decreased current drivability from narrower channel cross-sections. Absolute variations of the drain currents decrease critically as the extension length increases due to decreasing the number of arsenic dopants penetrating into the channel region. To understand variability origins of the drain currents, variations of source/drain series resistance and low-field mobility are investigated. All these two parameters affect the variations of the drain currents concurrently. The nanowire FETs having extension lengths sufficient to prevent dopant penetration into the channel regions and maintaining relatively large cross-sections are suggested to achieve suitable short channel immunity and small variations of the drain currents. (C) 2015 AIP Publishing LLC.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] A Study on the Performance of Gate-All-Around Heterojunction Tunnel Field-Effect Transistors Based on Polarization Effect
    Guan, Yunhe
    Dou, Zhen
    Lu, Jiachen
    Sun, Weihan
    Wang, Shaoqing
    Liu, Xiangtai
    Chen, Haifeng
    [J]. ACS APPLIED ELECTRONIC MATERIALS, 2024, 6 (06) : 4635 - 4642
  • [42] HCI and NBTI induced degradation in gate-all-around silicon nanowire transistors
    Huang, Ru
    Wang, Runsheng
    Liu, Changze
    Zhang, Liangliang
    Zhuge, Jing
    Tao, Yu
    Zou, Jibin
    Liu, Yuchao
    Wang, Yangyuan
    [J]. MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1515 - 1520
  • [43] Experimental evidence of ballistic transport in cylindrical gate-all-around twin silicon nanowire metal-oxide-semiconductor field-effect transistors
    Cho, K. H.
    Yeo, K. H.
    Yeoh, Y. Y.
    Suk, S. D.
    Li, M.
    Lee, J. M.
    Kim, M. -S.
    Kim, D. -W.
    Park, D.
    Hong, B. H.
    Jung, Y. C.
    Hwang, S. W.
    [J]. APPLIED PHYSICS LETTERS, 2008, 92 (05)
  • [44] Electrical properties of self-aligned gate-all-around polycrystalline silicon nanowires field-effect transistors
    Le Borgne, Brice
    Salauen, Anne-Claire
    Pichon, Laurent
    [J]. MICROELECTRONIC ENGINEERING, 2016, 150 : 32 - 38
  • [45] Positive Bias Temperature Instabilities in Vertical Gate-all-around poly-Si Nanowire Field-effect Transistors
    Yang, Wenjing
    Li, Yuan
    Wang, Bo
    Qian, He
    Chen, Jiezhi
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 175 - 176
  • [46] Performance Limit of Gate-All-Around Si Nanowire Field-Effect Transistors: An Ab Initio Quantum Transport Simulation
    Liu, Shiqi
    Li, Qiuhui
    Yang, Chen
    Yang, Jie
    Xu, Lin
    Xu, Linqiang
    Ma, Jiachen
    Li, Ying
    Fang, Shibo
    Wu, Baochun
    Dong, Jichao
    Yang, Jinbo
    Lu, Jing
    [J]. PHYSICAL REVIEW APPLIED, 2022, 18 (05)
  • [47] Self-aligned gate-all-around InAs/InP core-shell nanowire field-effect transistors
    Sasaki, Satoshi
    Tateno, Kouta
    Zhang, Guoqiang
    Pigot, Henry
    Harada, Yuichi
    Saito, Shiro
    Fujiwara, Akira
    Sogawa, Tetsuomi
    Muraki, Koji
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [48] YJunctionless Silicon-Nanowire Gate-All-Around Tunnel Field Effect Transistor
    Akram, M. W.
    Ghosh, Bahniman
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (02) : 286 - 292
  • [49] Impact of Gate Electrodes on 1/f Noise of Gate-All-Around Silicon Nanowire Transistors
    Wei, Chengqing
    Jiang, Yu
    Xiong, Yong-Zhong
    Zhou, Xing
    Singh, Navab
    Rustagi, Subhash C.
    Lo, Guo Qiang
    Kwong, Dim-Lee
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1081 - 1083
  • [50] Immunity to random fluctuations induced by interface trap variability in Si gate-all-around n-nanowire field-effect transistor devices
    Akhil Sudarsanan
    Kaushik Nayak
    [J]. Journal of Computational Electronics, 2021, 20 : 1169 - 1177