DiVer:: SAT-based model checking platform for verifying large scale systems

被引:0
|
作者
Ganai, MK [1 ]
Gupta, A [1 ]
Ashar, P [1 ]
机构
[1] NEC Labs Amer, Princeton, NJ 08540 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a SAT-based model checking platform (DiVer) based on robust and scalable algorithms that are tightly integrated for verifying large scale industry designs. DiVer houses various SAT-based engines each targeting capacity and performance issues inherent in verifying large designs. The engines with their respective roles are as follows: Bounded Model Checking (BMC) and Distributed BMC over a network of workstations for falsification, Proof-based Iterative Abstraction (PBIA) for model reduction, SAT-based Unbounded Model Checking and Induction for proofs, Efficient Memory Modeling (EMM) and its combination with PBIA in BMC for verifying embedded memory systems with multiple memories (with multiple ports and arbitrary initial state). Using several industrial case studies, we describe the interplay of these engines highlighting their contribution at each step of verification. DiVer has matured over 3 years and is being used extensively in several industry settings. Due to an efficient and flexible infrastructure, it provides a very productive verification environment for research and development.
引用
收藏
页码:575 / 580
页数:6
相关论文
共 50 条
  • [1] Interpolation and SAT-based model checking
    McMillan, KL
    COMPUTER AIDED VERIFICATION, 2003, 2725 : 1 - 13
  • [2] Sat-based model checking for region automata
    Yu, Fang
    Wang, Bow-Yaw
    INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2006, 17 (04) : 775 - 795
  • [3] SAT-Based Model Checking without Unrolling
    Bradley, Aaron R.
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, 2011, 6538 : 70 - 87
  • [4] Symmetry reduction in SAT-based model checking
    Tang, DJ
    Malik, S
    Gupta, A
    Ip, CN
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2005, 3576 : 125 - 138
  • [5] Certifying proofs for SAT-based model checking
    Alberto Griggio
    Marco Roveri
    Stefano Tonetta
    Formal Methods in System Design, 2021, 57 : 178 - 210
  • [6] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 840 - 843
  • [7] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 129 - 140
  • [8] Certifying proofs for SAT-based model checking
    Griggio, Alberto
    Roveri, Marco
    Tonetta, Stefano
    FORMAL METHODS IN SYSTEM DESIGN, 2021, 57 (02) : 178 - 210
  • [9] SAT-Based Bounded Model Checking for Weighted Deontic Interpreted Systems
    Wozna-Szczesniak, Bozena
    PROGRESS IN ARTIFICIAL INTELLIGENCE, EPIA 2013, 2013, 8154 : 444 - 455
  • [10] SAT-based Bounded Model Checking forWeighted Deontic Interpreted Systems
    Wozna-Szczesniak, Bozena
    FUNDAMENTA INFORMATICAE, 2016, 143 (1-2) : 173 - 205