SAT-based unbounded symbolic model checking

被引:28
|
作者
Kang, HJ [1 ]
Park, IC [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept EE, Taejon 305701, South Korea
关键词
formal verification; symbolic model checking; unbounded symbolic model checking; Boolean satisfiability checking;
D O I
10.1109/DAC.2003.1219136
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper describes a SAT-based unbounded symbolic model checking algorithm. BDDs have-been widely used for symbolic model checking, but the approach suffers from memory overflow. The SAT procedure was exploited to overcome the problem, but it verified only the states reachable through a bounded number of transitions. The proposed algorithm deals with unbounded symbolic model checking. The conjunctive normal form is used to represent sets of states and the transition relation, and a SAT procedure is modified to compute the existential quantification required in obtaining a pre-image. Some optimization techniques are exploited, and the depth first search method is used for efficient safety-property checking. Experimental results show the proposed algorithm can check more circuits than BDD-based symbolic model checking tools.
引用
收藏
页码:840 / 843
页数:4
相关论文
共 50 条
  • [1] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 129 - 140
  • [2] Efficient SAT-based unbounded symbolic model checking using circuit cofactoring
    Ganai, MK
    Gupta, A
    Ashar, P
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 510 - 517
  • [3] SAT-based Unbounded Model Checking of Timed Automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. FUNDAMENTA INFORMATICAE, 2008, 85 (1-4) : 425 - 440
  • [4] SAT-based unbounded model checking of timed automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 236 - 237
  • [5] State set management for SAT-based unbounded model checking
    Chandrasekar, K
    Hsiao, MS
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 585 - 590
  • [6] Integrating BDD-based and SAT-based symbolic model checking
    Cimatti, A
    Giunchiglia, E
    Pistore, M
    Roveri, M
    Sebastiani, R
    Tacchella, A
    [J]. FRONTIERS OF COMBINING SYSTEMS, 2002, 2309 : 49 - 56
  • [7] Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking
    G. Cabodi
    P. E. Camurati
    M. Palena
    P. Pasini
    [J]. Formal Methods in System Design, 2022, 60 : 117 - 146
  • [8] Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking
    Cabodi, G.
    Camurati, P. E.
    Palena, M.
    Pasini, P.
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2022, 60 (02) : 117 - 146
  • [9] Interpolation with Guided Refinement: revisiting incrementality in SAT-based Unbounded Model Checking
    Cabodi, G.
    Palena, M.
    Pasini, P.
    [J]. 2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2014, : 43 - 50
  • [10] Interpolation and SAT-based model checking
    McMillan, KL
    [J]. COMPUTER AIDED VERIFICATION, 2003, 2725 : 1 - 13