Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking

被引:0
|
作者
G. Cabodi
P. E. Camurati
M. Palena
P. Pasini
机构
[1] Politecnico di Torino,Dipartimento di Automatica ed Informatica
来源
关键词
Formal verification; Hardware model checking; Interpolation; SAT solving;
D O I
暂无
中图分类号
学科分类号
摘要
This paper addresses model checking based on SAT solvers and Craig interpolants. We tackle major scalability problems of state-of-the-art interpolation-based approaches, and we achieve two main results: (1) A novel model checking algorithm; (2) A new and flexible way to handle an incremental representation of (over-approximated) forward reachable states. The new model checking algorithm IGR, Interpolation with Guided Refinement, partially takes inspiration from IC3 and interpolation sequences. It bases its robustness and scalability on incremental refinement of state sets, and guided unwinding/simplification of transition relation unrollings. State sets, the central data structure of our algorithm, are incrementally refined, and they represent a valuable information to be shared among related problems, either in concurrent or sequential (multiple-engine or multiple-property) execution schemes. We provide experimental data, showing that IGR extends the capability of a state-of-the-art model checker, with a specific focus on hard-to-prove properties.
引用
收藏
页码:117 / 146
页数:29
相关论文
共 50 条
  • [1] Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking
    Cabodi, G.
    Camurati, P. E.
    Palena, M.
    Pasini, P.
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2022, 60 (02) : 117 - 146
  • [2] Interpolation with Guided Refinement: revisiting incrementality in SAT-based Unbounded Model Checking
    Cabodi, G.
    Palena, M.
    Pasini, P.
    [J]. 2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2014, : 43 - 50
  • [3] SAT-based counterexample guided abstraction refinement in model checking
    Clarke, EM
    [J]. AUTOMATED DEDUCTION - CADE-19, PROCEEDINGS, 2003, 2741 : 1 - 1
  • [4] Interpolation and SAT-based model checking
    McMillan, KL
    [J]. COMPUTER AIDED VERIFICATION, 2003, 2725 : 1 - 13
  • [5] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 129 - 140
  • [6] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 840 - 843
  • [7] SAT-based Unbounded Model Checking of Timed Automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. FUNDAMENTA INFORMATICAE, 2008, 85 (1-4) : 425 - 440
  • [8] SAT-based unbounded model checking of timed automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 236 - 237
  • [9] Combining abstraction refinement and SAT-Based model checking
    Amla, Nina
    McMillan, Kenneth L.
    [J]. Tools and Algorithms for the Construction and Analysis of Systems, Proceedings, 2007, 4424 : 405 - 419
  • [10] State set management for SAT-based unbounded model checking
    Chandrasekar, K
    Hsiao, MS
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 585 - 590