SAT-based unbounded symbolic model checking

被引:11
|
作者
Kang, HJ [1 ]
Park, IC [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Div Elect Engn, Taejon 3731, South Korea
关键词
Boolean satisfiability checking (SAT); formal verification; symbol manipulation; symbolic model checking;
D O I
10.1109/TCAD.2004.841068
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a Boolean satisfiability checking (SAT)-based unbounded symbolic model-checking algorithm. The conjunctive normal form is used to represent sets of states and transition relation. A logical operation on state sets is implemented as an operation on conjunctive normal form formulas. A satisfy-all procedure is proposed to compute the existential quantification required in obtaining the preimage and fix point. The proposed satisfy-all procedure is implemented by modifying a SAT procedure to generate all the satisfying assignments of the input formula, which is based on new efficient techniques such as line justification to make an assignment covering more search space, excluding clause management, and two-level logic minimization to compress the set of found assignments. In addition, a cache table is introduced into the satisfy-all procedure. It is a difficult problem for a satisfy-all procedure to detect the case that a previous result can be reused. This paper shows that the case can be detected by comparing sets of undetermined variables and clauses. Experimental results show that the proposed algorithm can check more circuits than binary decision diagram-based and previous SAT-based model-checking algorithms.
引用
收藏
页码:129 / 140
页数:12
相关论文
共 50 条
  • [1] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 840 - 843
  • [2] Efficient SAT-based unbounded symbolic model checking using circuit cofactoring
    Ganai, MK
    Gupta, A
    Ashar, P
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 510 - 517
  • [3] SAT-based Unbounded Model Checking of Timed Automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. FUNDAMENTA INFORMATICAE, 2008, 85 (1-4) : 425 - 440
  • [4] SAT-based unbounded model checking of timed automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 236 - 237
  • [5] State set management for SAT-based unbounded model checking
    Chandrasekar, K
    Hsiao, MS
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 585 - 590
  • [6] Integrating BDD-based and SAT-based symbolic model checking
    Cimatti, A
    Giunchiglia, E
    Pistore, M
    Roveri, M
    Sebastiani, R
    Tacchella, A
    [J]. FRONTIERS OF COMBINING SYSTEMS, 2002, 2309 : 49 - 56
  • [7] Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking
    Cabodi, G.
    Camurati, P. E.
    Palena, M.
    Pasini, P.
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2022, 60 (02) : 117 - 146
  • [8] Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking
    G. Cabodi
    P. E. Camurati
    M. Palena
    P. Pasini
    [J]. Formal Methods in System Design, 2022, 60 : 117 - 146
  • [9] Interpolation with Guided Refinement: revisiting incrementality in SAT-based Unbounded Model Checking
    Cabodi, G.
    Palena, M.
    Pasini, P.
    [J]. 2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2014, : 43 - 50
  • [10] Interpolation and SAT-based model checking
    McMillan, KL
    [J]. COMPUTER AIDED VERIFICATION, 2003, 2725 : 1 - 13