Efficient SAT-based unbounded symbolic model checking using circuit cofactoring

被引:34
|
作者
Ganai, MK [1 ]
Gupta, A [1 ]
Ashar, P [1 ]
机构
[1] NEC Labs Amer, Princeton, NJ 08540 USA
关键词
D O I
10.1109/ICCAD.2004.1382631
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe an efficient approach for SAT-based quantifier elimination that significantly improves the performance of pre-image and fixed-point computation in SAT-based unbounded symbolic model checking (UMC). The proposed method captures a larger set of new states per SAT-based enumeration step during quantifier elimination, in comparison to previous approaches. The novelty of our approach is in the use of circuit-based cofactoring to capture a large set of states, and in the use of a functional hashing based simplified circuit graph to represent the captured states. We also propose a number of heuristics to further enlarge the state set represented per enumeration, thereby reducing the number of enumeration steps. We have implemented our techniques in a SAT-based UMC framework where we show the effectiveness of SAT-based existential quantification on public benchmarks, and on a number of large industry designs that were hard to model check using purely BDD-based techniques. We show several orders of improvement in time and space using our approach over previous CNF-based approaches. We also present controlled experiments to demonstrate the role of several heuristics proposed in the paper. Importantly, we were able to prove using our method the correctness of a safety property in an industry design that could not be proved using other known approaches.
引用
收藏
页码:510 / 517
页数:8
相关论文
共 50 条
  • [1] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 129 - 140
  • [2] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 840 - 843
  • [3] SAT-based Unbounded Model Checking of Timed Automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. FUNDAMENTA INFORMATICAE, 2008, 85 (1-4) : 425 - 440
  • [4] SAT-based unbounded model checking of timed automata
    Penczek, Wojciech
    Szreter, Maciej
    [J]. SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 236 - 237
  • [5] State set management for SAT-based unbounded model checking
    Chandrasekar, K
    Hsiao, MS
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 585 - 590
  • [6] Integrating BDD-based and SAT-based symbolic model checking
    Cimatti, A
    Giunchiglia, E
    Pistore, M
    Roveri, M
    Sebastiani, R
    Tacchella, A
    [J]. FRONTIERS OF COMBINING SYSTEMS, 2002, 2309 : 49 - 56
  • [7] Efficient LTL compilation for SAT-based model checking
    Armoni, R
    Egorov, S
    Fraer, R
    Korchemny, D
    Vardi, MY
    [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 877 - 884
  • [8] Efficient distributed SAT and SAT-based distributed Bounded Model Checking
    Malay K. Ganai
    Aarti Gupta
    Zijiang Yang
    Pranav Ashar
    [J]. International Journal on Software Tools for Technology Transfer, 2006, 8 (4-5) : 387 - 396
  • [9] Efficient distributed SAT and SAT-based distributed bounded model checking
    Ganai, MK
    Gupta, A
    Yang, ZJ
    Ashar, P
    [J]. CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 334 - 347
  • [10] Symbolic Model Checking of Product-Line Requirements Using SAT-Based Methods
    Ben-David, Shoham
    Sterin, Baruch
    Atlee, Joanne M.
    Beidu, Sandy
    [J]. 2015 IEEE/ACM 37TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, VOL 1, 2015, : 189 - 199