Efficient SAT-based unbounded symbolic model checking using circuit cofactoring

被引:35
|
作者
Ganai, MK [1 ]
Gupta, A [1 ]
Ashar, P [1 ]
机构
[1] NEC Labs Amer, Princeton, NJ 08540 USA
关键词
D O I
10.1109/ICCAD.2004.1382631
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe an efficient approach for SAT-based quantifier elimination that significantly improves the performance of pre-image and fixed-point computation in SAT-based unbounded symbolic model checking (UMC). The proposed method captures a larger set of new states per SAT-based enumeration step during quantifier elimination, in comparison to previous approaches. The novelty of our approach is in the use of circuit-based cofactoring to capture a large set of states, and in the use of a functional hashing based simplified circuit graph to represent the captured states. We also propose a number of heuristics to further enlarge the state set represented per enumeration, thereby reducing the number of enumeration steps. We have implemented our techniques in a SAT-based UMC framework where we show the effectiveness of SAT-based existential quantification on public benchmarks, and on a number of large industry designs that were hard to model check using purely BDD-based techniques. We show several orders of improvement in time and space using our approach over previous CNF-based approaches. We also present controlled experiments to demonstrate the role of several heuristics proposed in the paper. Importantly, we were able to prove using our method the correctness of a safety property in an industry design that could not be proved using other known approaches.
引用
收藏
页码:510 / 517
页数:8
相关论文
共 50 条
  • [31] Combining abstraction refinement and SAT-Based model checking
    Amla, Nina
    McMillan, Kenneth L.
    Tools and Algorithms for the Construction and Analysis of Systems, Proceedings, 2007, 4424 : 405 - 419
  • [32] Proving ∀μ-calculus properties with SAT-based model checking
    Wang, BY
    FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2005, 2005, 3731 : 113 - 127
  • [33] Frontend model generation for SAT-based property checking
    Wedler, M
    Stoffel, D
    Kunz, W
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 914 - 919
  • [34] Efficient SAT-based Circuit Initialization for Larger Designs
    Sauer, Matthias
    Reimer, Sven
    Reddy, Sudhakar M.
    Becker, Bernd
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 62 - 67
  • [35] Improving SAT-Based Combinational Equivalence Checking Through Circuit Preprocessing
    Andrade, Fabricio Vivas
    Silva, Leandro M.
    Fernandes, Antonio O.
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 40 - +
  • [36] Enhancing SAT-based bounded model checking using sequential logic implications
    Arora, R
    Hsiao, MS
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 784 - 787
  • [37] SAT-Based ATL Satisfiability Checking
    Kacprzak, Magdalena
    Niewiadomski, Artur
    Penczek, Wojciech
    KR2020: PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON PRINCIPLES OF KNOWLEDGE REPRESENTATION AND REASONING, 2020, : 539 - 549
  • [38] Modular Checking of C programs using SAT-based Bounded Model Checker
    Hashimoto, Yuusuke
    Nakajima, Shin
    APSEC 09: SIXTEENTH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 2009, : 515 - 522
  • [39] Lazy Abstraction and SAT-Based Reachability in Hardware Model Checking
    Vizel, Yakir
    Grumberg, Orna
    Shoham, Sharon
    PROCEEDINGS OF THE 12TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2012), 2012, : 173 - 181
  • [40] SAT-based bounded model checking for SE-LTL
    Zhou Conghua
    Ju Shiguang
    SNPD 2007: EIGHTH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING, AND PARALLEL/DISTRIBUTED COMPUTING, VOL 3, PROCEEDINGS, 2007, : 582 - +