Symmetry reduction in SAT-based model checking

被引:0
|
作者
Tang, DJ [1 ]
Malik, S
Gupta, A
Ip, CN
机构
[1] Princeton Univ, Princeton, NJ 08540 USA
[2] NEC Labs Amer, Princeton, NJ 08540 USA
[3] Jasper Design Automat, Mountain View, CA 94041 USA
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The major challenge facing model checking is the state explosion problem. One technique to alleviate this is to apply symmetry reduction; this exploits the fact that many sequential systems consist of interchangeable components, and thus it may suffice to search a reduced version of the symmetric state space. Symmetry reduction has been shown to be an effective technique in both explicit and symbolic model checking with Binary Decision Diagrams (BDDs). In recent years, SAT-based model checking has been shown to be a promising alternative to BDD-based model checking. In this paper, we describe a symmetry reduction algorithm for SAT-based unbounded model checking (UMC) using circuit cofactoring. Our method differs from the previous efforts in using symmetry mainly in that we do not require converting any set of states to its representative or orbit set of states except for the set of initial states. This leads to significant simplicity in the implementation of symmetry reduction in model checking. Experimental results show that using our symmetry reduction approach improves the performance of SAT-based UMC due to both the reduced state space and simplification in the resulting SAT problems.
引用
收藏
页码:125 / 138
页数:14
相关论文
共 50 条
  • [1] Interpolation and SAT-based model checking
    McMillan, KL
    [J]. COMPUTER AIDED VERIFICATION, 2003, 2725 : 1 - 13
  • [2] Sat-based model checking for region automata
    Yu, Fang
    Wang, Bow-Yaw
    [J]. INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2006, 17 (04) : 775 - 795
  • [3] SAT-Based Model Checking without Unrolling
    Bradley, Aaron R.
    [J]. VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, 2011, 6538 : 70 - 87
  • [4] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 840 - 843
  • [5] Certifying proofs for SAT-based model checking
    Alberto Griggio
    Marco Roveri
    Stefano Tonetta
    [J]. Formal Methods in System Design, 2021, 57 : 178 - 210
  • [6] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 129 - 140
  • [7] Certifying proofs for SAT-based model checking
    Griggio, Alberto
    Roveri, Marco
    Tonetta, Stefano
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2021, 57 (02) : 178 - 210
  • [8] Efficient distributed SAT and SAT-based distributed Bounded Model Checking
    Malay K. Ganai
    Aarti Gupta
    Zijiang Yang
    Pranav Ashar
    [J]. International Journal on Software Tools for Technology Transfer, 2006, 8 (4-5) : 387 - 396
  • [9] Interpolant Learning and Reuse in SAT-Based Model Checking
    Marques-Silva, Joao
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 174 (03) : 31 - 43
  • [10] Simultaneous SAT-based model checking of safety properties
    Khasidashvili, Z
    Nadel, A
    Palti, A
    Hanna, Z
    [J]. HARDWARE AND SOFTWARE VERIFICATION AND TESTING, 2006, 3875 : 56 - 75