Certifying proofs for SAT-based model checking

被引:6
|
作者
Griggio, Alberto [1 ]
Roveri, Marco [2 ]
Tonetta, Stefano [1 ]
机构
[1] Fdn Bruno Kessler, Via Sommarive 18, I-38123 Povo, Trento, Italy
[2] Univ Trento, Via Sommarive 9, I-38123 Povo, Trento, Italy
关键词
Certifying model checking; Linear-time temporal logic; LTL; Invariant checking; Liveness; Deductive proofs;
D O I
10.1007/s10703-021-00369-1
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In the context of formal verification, certifying proofs are evidences of the correctness of a model in a deduction system produced automatically as outcome of the verification. They are quite appealing for high-assurance systems because they can be verified independently by proof checkers, which are usually simpler to certify than the proof-generating tools. Model checking is one of the most prominent approaches to formal verification of temporal properties and is based on an algorithmic search of the system state space. Although modern algorithms integrate deductive methods, the generation of proofs is typically restricted to invariant properties only. Moreover, it assumes that the verification produces an inductive invariant of the original system, while model checkers usually involve a variety of complex pre-processing simplifications. In this paper we show how, exploiting the k-liveness algorithm, to extend proof generation capabilities for invariant checking to cover full linear-time temporal logic (LTL) properties, in a simple and efficient manner, with essentially no overhead for the model checker. Besides the basic k-liveness algorithm, we integrate in the proof generation a variety of widely used pre-processing techniques such as temporal decomposition, model simplification via computation of equivalences with ternary simulation, and the use of stabilizing constraints. These techniques are essential in many cases to prove that a property holds, both for invariant and for LTL model checking, and thus need to be considered within the proof. We implemented the proof generation techniques on top of IC3 engines, and show the feasibility of the approach on a variety of benchmarks taken from the literature and from the Hardware Model Checking Competition. Our results confirm that proof generation results in negligible overhead for the model checker.
引用
收藏
页码:178 / 210
页数:33
相关论文
共 50 条
  • [1] Certifying proofs for SAT-based model checking
    Alberto Griggio
    Marco Roveri
    Stefano Tonetta
    [J]. Formal Methods in System Design, 2021, 57 : 178 - 210
  • [2] Interpolation and SAT-based model checking
    McMillan, KL
    [J]. COMPUTER AIDED VERIFICATION, 2003, 2725 : 1 - 13
  • [3] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 129 - 140
  • [4] Sat-based model checking for region automata
    Yu, Fang
    Wang, Bow-Yaw
    [J]. INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2006, 17 (04) : 775 - 795
  • [5] SAT-Based Model Checking without Unrolling
    Bradley, Aaron R.
    [J]. VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, 2011, 6538 : 70 - 87
  • [6] Symmetry reduction in SAT-based model checking
    Tang, DJ
    Malik, S
    Gupta, A
    Ip, CN
    [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2005, 3576 : 125 - 138
  • [7] SAT-based unbounded symbolic model checking
    Kang, HJ
    Park, IC
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 840 - 843
  • [8] Certifying Proofs for LTL Model Checking
    Griggio, Alberto
    Roveri, Marco
    Tonetta, Stefano
    [J]. PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2018, : 225 - 233
  • [9] Efficient distributed SAT and SAT-based distributed Bounded Model Checking
    Malay K. Ganai
    Aarti Gupta
    Zijiang Yang
    Pranav Ashar
    [J]. International Journal on Software Tools for Technology Transfer, 2006, 8 (4-5) : 387 - 396
  • [10] Simultaneous SAT-based model checking of safety properties
    Khasidashvili, Z
    Nadel, A
    Palti, A
    Hanna, Z
    [J]. HARDWARE AND SOFTWARE VERIFICATION AND TESTING, 2006, 3875 : 56 - 75