Increased hot carrier effects in Gate-All-Around SOI nMOSFET's

被引:3
|
作者
Park, JT
Choi, NJ
Yu, CG
Jeon, SH
Colinge, JP
机构
[1] Univ Inchon, Dept Elect Engn, Inchon 402749, South Korea
[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
关键词
D O I
10.1016/S0026-2714(03)00254-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Increased device degradation due to hot-electron effects in Gate-All-Around (GAA) SOI nMOSFETs is investigated. The most significant degradation takes place in the parasitic parasitic transistor, which is the weakest region with regard to impact ionization. The condition of V(GS)congruent toV(TH) is shown to be the worst-case device degradation as in FD SOI devices. Degradation rate and dynamic transconductance measurements show that interface state generation is responsible for device degradation. The higher generation rate at the edge of devices is confirmed from the larger degradation observed in multi-finger gate devices. (C) 2003 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1427 / 1432
页数:6
相关论文
共 50 条
  • [41] The next generation of gate-all-around transistors
    Wu, Lishu
    NATURE ELECTRONICS, 2023, 6 (07) : 469 - 469
  • [42] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [43] Gate-all-around transistors stack up
    Thomas, Stuart
    NATURE ELECTRONICS, 2020, 3 (12) : 728 - 728
  • [44] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [45] TDDB Reliability in Gate-All-Around Nanosheet
    Zhou, Huimei
    Wang, Miaomiao
    Bao, Ruqiang
    Shen, Tian
    Wu, Ernest
    Southwick, Richard
    Zhang, Jingyun
    Basker, Veeraraghavan
    Guo, Dechao
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [46] Gate-all-around transistors stack up
    Stuart Thomas
    Nature Electronics, 2020, 3 : 728 - 728
  • [47] Ge GATE-ALL-AROUND FETS ON Si
    Liu, C. W.
    Wong, I-Hsieh
    Chen, Yen-Ting
    Tu, Wen-Hsien
    Huang, Shih-Hsien
    Hsu, Shu-Han
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [48] Compact Modeling of Quantization Effects for Cylindrical Gate-All-Around MOSFETs
    Cousin, Bastien
    Rozeau, Olivier
    Jaud, Marie-Anne
    Jomaah, Jalal
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 269 - +
  • [49] Fabrication of raised S/D gate-all-around transistor and gate misalignment analysis
    Yin, CS
    Chan, PCH
    Chan, VWC
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (10) : 658 - 660
  • [50] Raised S/D gate-all-around CMOS using MILC
    Yin, CS
    Chan, PCH
    Chan, VWC
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 39 - 40