共 50 条
- [3] Design and Implementation of Embedded Logic Flip-Flop for Low Power Applications PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1393 - 1400
- [5] A Clock Gated Flip-Flop for Low Power Applications in 90 nm CMOS 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 558 - 562
- [6] Reducing the switching activity of modified SAFF flip-flop for low power applications ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 96 - 99
- [8] A new low power high performance flip-flop IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 723 - +
- [9] Modified Scan Flip-Flop for Low Power Testing 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 367 - 370
- [10] Low Power Dual Edge Triggered Flip-Flop 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROPAGATION AND COMPUTER TECHNOLOGY (ICSPCT 2014), 2014, : 125 - 128