A Highly Reliable and Low Power RHBD Flip-Flop Cell for Aerospace Applications

被引:0
|
作者
Yan, Aibin [1 ]
Qian, Kuikui [1 ]
Cui, Jie [1 ]
Cui, Ningning [1 ]
Huang, Zhengfeng [2 ]
Wen, Xiaoqing [3 ]
Girard, Patrick [4 ]
机构
[1] Anhui Univ, Sch Comp Sci & Technol, Hefei, Peoples R China
[2] Hefei Univ Technol, Sch Microelect, Hefei, Peoples R China
[3] Kyushu Inst Technol, Grad Sch Comp Sci & Syst Engn, Fukuoka, Japan
[4] Univ Montpellier, LIRMM, CNRS, Montpellier, France
关键词
radiation hardness; circuit reliability; flip-flop cell; soft error; double-node-upset; DESIGN; SINGLE;
D O I
10.1109/VTS52500.2021.9794197
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In space, the impact of radiative particles, such as neutrons and heavy ions, can change the node states of a flip-flop, thus resulting in loss of data. In this paper, a Highly reliable and Low power Radiation-hardened-by-design (RHBD) Flip-Flop cell, namely HLRFF, completely hardened against double-node-upsets (DNUs), is proposed for aerospace applications. The HLRFF is a master-slave structure. The master latch is mainly constructed from two 2-input C-elements (CEs) and one 2-input clock-gating based CE, while the slave latch has an additional keeper at the output stage. The verification results demonstrate that the proposed HLRFF is completely DNU-tolerant. Furthermore, compared to the state-of-the-art radiation-hardened FF cells, the proposed HLRFF can reduce power consumption by approximately 69%. However, only the proposed HLRFF is not only completely DNU-tolerant but also insensitive to high-impedance-state.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] A Highly Robust and Low-Power Flip-Flop Cell With Complete Double-Node-Upset Tolerance for Aerospace Applications
    Yan, Aibin
    He, Yuting
    Niu, Xiaoxiao
    Cui, Jie
    Ni, Tianming
    Huang, Zhengfeng
    Girard, Patrick
    Wen, Xiaoqing
    IEEE DESIGN & TEST, 2023, 40 (04) : 34 - 41
  • [2] Design of soft error correction flip-flop cells for highly reliable applications
    Li, Hongchen
    Zhao, Xiaofeng
    Li, Jie
    MICROELECTRONICS RELIABILITY, 2024, 152
  • [3] Design and Implementation of Embedded Logic Flip-Flop for Low Power Applications
    Sudheer, A.
    Ravindran, Ajith
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1393 - 1400
  • [5] A Clock Gated Flip-Flop for Low Power Applications in 90 nm CMOS
    Shaker, Mohamed O.
    Bayoumi, Magdy A.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 558 - 562
  • [6] Reducing the switching activity of modified SAFF flip-flop for low power applications
    Darwish, T
    Bayoumi, M
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 96 - 99
  • [7] Low power, high reliability magnetic flip-flop
    Lakys, Y.
    Zhao, W. S.
    Klein, J. -O.
    Chappert, C.
    ELECTRONICS LETTERS, 2010, 46 (22) : 1493 - U31
  • [8] A new low power high performance flip-flop
    Sayed, Ahmed
    Al-Asaad, Hussain
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 723 - +
  • [9] Modified Scan Flip-Flop for Low Power Testing
    Mishra, Amit
    Sinha, Nidhi
    Satdev
    Singh, Virendra
    Chakravarty, Sreejit
    Singh, Adit D.
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 367 - 370
  • [10] Low Power Dual Edge Triggered Flip-Flop
    Saini, Nitin Kumar
    Kashyap, Kamal K.
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROPAGATION AND COMPUTER TECHNOLOGY (ICSPCT 2014), 2014, : 125 - 128