A Highly Reliable and Low Power RHBD Flip-Flop Cell for Aerospace Applications

被引:0
|
作者
Yan, Aibin [1 ]
Qian, Kuikui [1 ]
Cui, Jie [1 ]
Cui, Ningning [1 ]
Huang, Zhengfeng [2 ]
Wen, Xiaoqing [3 ]
Girard, Patrick [4 ]
机构
[1] Anhui Univ, Sch Comp Sci & Technol, Hefei, Peoples R China
[2] Hefei Univ Technol, Sch Microelect, Hefei, Peoples R China
[3] Kyushu Inst Technol, Grad Sch Comp Sci & Syst Engn, Fukuoka, Japan
[4] Univ Montpellier, LIRMM, CNRS, Montpellier, France
关键词
radiation hardness; circuit reliability; flip-flop cell; soft error; double-node-upset; DESIGN; SINGLE;
D O I
10.1109/VTS52500.2021.9794197
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In space, the impact of radiative particles, such as neutrons and heavy ions, can change the node states of a flip-flop, thus resulting in loss of data. In this paper, a Highly reliable and Low power Radiation-hardened-by-design (RHBD) Flip-Flop cell, namely HLRFF, completely hardened against double-node-upsets (DNUs), is proposed for aerospace applications. The HLRFF is a master-slave structure. The master latch is mainly constructed from two 2-input C-elements (CEs) and one 2-input clock-gating based CE, while the slave latch has an additional keeper at the output stage. The verification results demonstrate that the proposed HLRFF is completely DNU-tolerant. Furthermore, compared to the state-of-the-art radiation-hardened FF cells, the proposed HLRFF can reduce power consumption by approximately 69%. However, only the proposed HLRFF is not only completely DNU-tolerant but also insensitive to high-impedance-state.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Low power low leakage Clock Gated Static Pulsed Flip-Flop
    Seyedi, A. S.
    Rasouli, S. H.
    Amirabadi, A.
    Afzali-Kusha, A.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3658 - +
  • [32] Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications
    Guo, Jing
    Zhu, Lei
    Sun, Yu
    Cao, Huiliang
    Huang, Hai
    Wang, Tianqi
    Qi, Chunhua
    Zhang, Rongsheng
    Cao, Xuebing
    Xiao, Liyi
    Mao, Zhigang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) : 991 - 994
  • [33] A high-speed low-power D flip-flop
    Chandrasekaran, R
    Lian, Y
    Rana, RS
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 152 - 155
  • [34] Novel Low-Complexity and Low-Power Flip-Flop Design
    Lin, Jin-Fa
    Hong, Zheng-Jie
    Tsai, Chang-Ming
    Wu, Bo-Cheng
    Yu, Shao-Wei
    ELECTRONICS, 2020, 9 (05)
  • [35] A low stanby power flip-flop with reduced circuit and control complexity
    Clark, Lawrence T.
    Kabir, Mohammed
    Knudsen, Jonathan E.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 571 - 574
  • [36] Variable sampling window flip-flop for low-power application
    Shin, SD
    Choi, H
    Kong, BS
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 257 - 260
  • [37] Low-power half-static flip-flop structure
    Manolescu, M
    Lin, IP
    2000 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, CAS 2000 PROCEEDINGS, 2000, : 211 - 214
  • [38] A novel low power flip-flop design using footless scheme
    Jin-Fa Lin
    Ming-Yan Tsai
    Ching-Sheng Chang
    Yu-Ming Tsai
    Analog Integrated Circuits and Signal Processing, 2018, 97 : 365 - 370
  • [39] Low Power Magnetic Flip-Flop Optimization With FDSOI Technology Boost
    Cai, Hao
    Wang, You
    Naviner, Lirida Alves de Barros
    Zhao, Weisheng
    IEEE TRANSACTIONS ON MAGNETICS, 2016, 52 (08)
  • [40] Low Power Conditional Pulse Control with Transmission Gate Flip-Flop
    Berwal, Deepak
    Kumar, Ashish
    Kumar, Yogendera
    2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION & AUTOMATION (ICCCA), 2015, : 1358 - 1362