A Highly Reliable and Low Power RHBD Flip-Flop Cell for Aerospace Applications

被引:0
|
作者
Yan, Aibin [1 ]
Qian, Kuikui [1 ]
Cui, Jie [1 ]
Cui, Ningning [1 ]
Huang, Zhengfeng [2 ]
Wen, Xiaoqing [3 ]
Girard, Patrick [4 ]
机构
[1] Anhui Univ, Sch Comp Sci & Technol, Hefei, Peoples R China
[2] Hefei Univ Technol, Sch Microelect, Hefei, Peoples R China
[3] Kyushu Inst Technol, Grad Sch Comp Sci & Syst Engn, Fukuoka, Japan
[4] Univ Montpellier, LIRMM, CNRS, Montpellier, France
关键词
radiation hardness; circuit reliability; flip-flop cell; soft error; double-node-upset; DESIGN; SINGLE;
D O I
10.1109/VTS52500.2021.9794197
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In space, the impact of radiative particles, such as neutrons and heavy ions, can change the node states of a flip-flop, thus resulting in loss of data. In this paper, a Highly reliable and Low power Radiation-hardened-by-design (RHBD) Flip-Flop cell, namely HLRFF, completely hardened against double-node-upsets (DNUs), is proposed for aerospace applications. The HLRFF is a master-slave structure. The master latch is mainly constructed from two 2-input C-elements (CEs) and one 2-input clock-gating based CE, while the slave latch has an additional keeper at the output stage. The verification results demonstrate that the proposed HLRFF is completely DNU-tolerant. Furthermore, compared to the state-of-the-art radiation-hardened FF cells, the proposed HLRFF can reduce power consumption by approximately 69%. However, only the proposed HLRFF is not only completely DNU-tolerant but also insensitive to high-impedance-state.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Design & Implementation of High Speed Low Power Scan Flip-Flop
    Janwadkar, Sudhanshu
    Kolte, Mahesh T.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2010 - 2014
  • [42] Low power flip-flop with clock gating on master and slave latches
    Strollo, AGM
    De Caro, D
    ELECTRONICS LETTERS, 2000, 36 (04) : 294 - 295
  • [43] A Low-Power CMOS Flip-Flop for High Performance Processors
    Meher, Preetisudha
    Mahapatra, Kamala Kanta
    TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [44] Ultra-Low Power NAND Based Multiplexer And Flip-Flop
    Varun, Ishan
    Gupta, Tarun Kumar
    2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
  • [45] A novel low power flip-flop design using footless scheme
    Lin, Jin-Fa
    Tsai, Ming-Yan
    Chang, Ching-Sheng
    Tsai, Yu-Ming
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (02) : 365 - 370
  • [46] On the computational power of flip-flop proteins on membranes
    Krishna, Shankara Narayanan
    Computation and Logic in the Real World, Proceedings, 2007, 4497 : 695 - 704
  • [47] The Cross Charge-control Flip-Flop: a low-power and high-speed flip-flop suitable for mobile application SoCs
    Hirata, A
    Nakanishi, K
    Nozoe, M
    Miyoshi, A
    2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 306 - 307
  • [48] A low clock load conditional flip-flop
    Hansson, M
    Alvandpour, A
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 169 - 170
  • [49] Selective Flip-Flop Optimization for Reliable Digital Circuit Design
    Golanbari, Mohammad Saber
    Kiamehr, Saman
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1484 - 1497
  • [50] A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
    Lin, Jin-Fa
    Tsai, Ming-Yan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (05) : 640 - 644