Modified Scan Flip-Flop for Low Power Testing

被引：16

作者：

Mishra, Amit ^{[1
]}

Sinha, Nidhi ^{[1
]}

Satdev ^{[1
]}

Singh, Virendra ^{[1
]}

Chakravarty, Sreejit ^{[2
]}

Singh, Adit D. ^{[3
]}

机构：

[1] Indian Inst Sci, Bangalore 560012, Karnataka, India

[2] LSI Corp, Milpitas, CA USA

[3] Auburn Univ, Auburn, AL 36849 USA

来源：

2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010) | 2010年

关键词：

Low power testing; Launch on capture; Launch on shift; Stuck-at faults; Scan flip-flop;

D O I：

10.1109/ATS.2010.69

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Scanning of test vectors during testing causes unnecessary and excessive switching in the combinational circuit compared to that in the normal operation. In this paper, we propose a modified design of a scan flip-flop which eliminates the power consumed due to unnecessary switching in the combinational circuit during scan shift, with a little impact on performance. The new scan flip-flop disables the slave latch during scan, and uses an alternate low cost dynamic latch in the scan path instead. Methods for generating slave latch disable control signal are also presented.

引用

页码：367 / 370

页数：4

共 50 条

[1] A scan Flip-Flop for low-power scan operation
Tsiatouhas, Yiorgos
Arapoyanni, Angela
Skias, Dionisis
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 439 - +
[2] A Bypassable Scan Flip-Flop for Low Power Testing With Data Retention Capability
Cao, Xugang
Jiao, Hailong
Marinissen, Erik Jan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (02) : 554 - 558
[3] On Minimization of Test Power through Modified Scan Flip-Flop
Ahlawat, Satyadev
Tudu, Jaynarayan T.
2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
[4] Scan flip-flop ordering with delay and power minimization during testing
Giri, C
Kumar, BN
Chattopadhyay, S
INDICON 2005 PROCEEDINGS, 2005, : 467 - 471
[5] A Novel High Performance Scan Architecture with Dmuxed Scan Flip-Flop (DSF) for Low Shift Power Scan Testing
Kim, Jung-Tae
Kim, Insoo
Lee, Keon-Ho
Kim, Yong-Hyun
Baek, Chul-Ki
Lee, Kyu-Taek
Min, Hyoung Bok
JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2009, 4 (04) : 559 - 565
[6] A novel high performance scan architecture with dmuxed scan flip-flop (DSF) for low shift power scan testing
Kim, Jung-Tae
Kim, Insoo
Lee, Keon-Ho
Kim, Yong-Hyun
Baek, Chul-Ki
Lee, Kyu-Taek
Min, Hyoung Bok
Journal of Electrical Engineering and Technology, 2009, 4 (04): : 559 - 565
[7] Design & Implementation of High Speed Low Power Scan Flip-Flop
Janwadkar, Sudhanshu
Kolte, Mahesh T.
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2010 - 2014
[8] A Novel Modified Low Power Pulse Triggered Flip-Flop
Samal, Lopamudra
Sahoo, Sauvagya Ranjan
Samal, Chiranjibi
2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 482 - 488
[9] A robust differential scan flip-flop
Vesterbacka, M
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 334 - 337
[10] Robust differential scan flip-flop
Vesterbacka, M.
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1

← 1 2 3 4 5 →