A new low power high performance flip-flop

被引：0
|
作者：
Sayed, Ahmed [1 ]
Al-Asaad, Hussain [1 ]
机构：
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
来源：
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, | 2006年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Low power flip-flops are crucial for the design of low-power digital systems. In this paper we delve into the details of flip-flop design and optimization for low power We compare the lowest power flip-flops reported in the literature and introduce a new flip-flop that competes with them.
引用
收藏
页码：723 / +
页数：2
相关论文
共 50 条
  • [1] A Low-Power CMOS Flip-Flop for High Performance Processors
    Meher, Preetisudha
    Mahapatra, Kamala Kanta
    [J]. TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [2] Low power, high reliability magnetic flip-flop
    Lakys, Y.
    Zhao, W. S.
    Klein, J. -O.
    Chappert, C.
    [J]. ELECTRONICS LETTERS, 2010, 46 (22) : 1493 - U31
  • [3] Design and Analysis of High-Performance and Low-Power Quaternary Latch, Quaternary D Flip-Flop and XY Flip-Flop
    Shadwani, Mayank
    Bansal, Urvashi
    [J]. INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2022, 60 (12) : 1004 - 1015
  • [4] High-performance and low-power conditional discharge flip-flop
    Zhao, PY
    Dakwish, TK
    Bayoumi, MA
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 477 - 484
  • [5] High Performance Low Power Dual Edge Triggered Static D Flip-Flop
    Singh, Gagandeep
    Singh, Gurmohan
    Sulochna, Vemu
    [J]. 2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
  • [6] High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
    Shaikh, Jahangir
    Rahaman, Hafizur
    [J]. 2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [7] A new type of high-performance low-power low clock-swing TSPC flip-flop
    Hu, Yingbo
    Li, Zhaolin
    Zhou, Runde
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 130 - 133
  • [8] A high-speed low-power D flip-flop
    Chandrasekaran, R
    Lian, Y
    Rana, RS
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 152 - 155
  • [9] Design & Implementation of High Speed Low Power Scan Flip-Flop
    Janwadkar, Sudhanshu
    Kolte, Mahesh T.
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2010 - 2014
  • [10] High Performance and Power-aware Scan Flip-Flop Design
    Eedupuganti, Kalyan
    Murty, N. S.
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 52 - 55
12345