Low Frequency Noise Performance of Gate-First and Replacement Metal Gate CMOS Technologies

被引：0
|
作者：
Claeys, C. [1 ,2 ]
Lee, J. W. [1 ,2 ]
Simoen, E. [1 ]
Veloso, A. [1 ]
Horiguchi, N. [1 ]
Paraschiv, V. [1 ]
机构：
[1] IMEC, Leuven, Belgium
[2] Katholieke Univ Leuven, EE Dept, Leuven, Belgium
来源：
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2013年
关键词：
gate-first; replacement metal gate; low frequency noise; interface traps; RELIABILITY;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Low frequency noise characterization is used to compare the quality and reliability of gate dielectric processed using both gate-first and gate-last or replacement metal gate integration schemes. The influence of different processing treatments will be studied, for both planar and FinFET devices, and the obtained results compared with the LF noise specifications of the International Technology Roadmap for Semiconductors (ITRS).
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Diffusion and Gate Replacement: A New Gate-First High-k/Metal Gate CMOS Integration Scheme Suppressing Gate Height Asymmetry
    Ritzenthaler, Romain
    Schram, Tom
    Spessot, Alessio
    Caillat, Christian
    Cho, Moonju
    Simoen, Eddy
    Aoulaiche, Marc
    Albert, Johan
    Chew, Soon-Aik
    Noh, Kyoung Bong
    Son, Yunik
    Mitard, Jerome
    Mocuta, Anda
    Horiguchi, Naoto
    Fazan, Pierre
    Thean, Aaron Voon-Yew
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 265 - 271
  • [2] Gate-first high-k/metal gate stack for advanced CMOS technology
    Nara, Y.
    Mise, N.
    Kadoshima, M.
    Morooka, T.
    Kamiyama, S.
    Matsuki, T.
    Sato, M.
    Ono, T.
    Aoyama, T.
    Eimori, T.
    Ohji, Y.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1241 - 1243
  • [3] Ultra Low-EOT (5 Å) Gate-First and Gate-Last High Performance CMOS Achieved by Gate-Electrode Optimization
    Ragnarsson, L. -A.
    Li, Z.
    Tseng, J.
    Schram, T.
    Rohr, E.
    Cho, M. J.
    Kauerauf, T.
    Conard, T.
    Okuno, Y.
    Parvais, B.
    Absil, P.
    Biesemans, S.
    Hoffmann, T. Y.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 615 - +
  • [4] Performance improvement of metal gate CMOS technologies
    Matsuda, S
    Yamakawa, H
    Azuma, A
    Toyoshima, Y
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 63 - 64
  • [5] Gate-first High-k/Metal Gate DRAM Technology for Low Power and High Performance Products
    Sung, Minchul
    Jang, Se-Aug
    Lee, Hyunjin
    Ji, Yun-Hyuck
    Kang, Jae-Il
    Jung, Tae-O
    Ahn, Tae-Hang
    Son, Yun-Ik
    Kim, Hyung-Chul
    Lee, Sun-Woo
    Lee, Seung-Mi
    Lee, Jung-Hak
    Baek, Seung-Beom
    Doh, Eun-Hyup
    Cho, Heung-Jae
    Jang, Tae-Young
    Jang, Il-Sik
    Han, Jae-Hwan
    Ko, Kyung-Bo
    Lee, Yu-Jun
    Shin, Su-Bum
    Yu, Jae-Seon
    Cho, Sung-Hyuk
    Han, Ji-Hye
    Kang, Dong-Kyun
    Kim, Jinsung
    Lee, Jae-Sang
    Ban, Keun-Do
    Yeom, Seung-Jin
    Nam, Hyun-Wook
    Lee, Dong-Kyu
    Jeong, Mun-Mo
    Kwak, Byungil
    Park, Jeongsoo
    Choi, Kisik
    Park, Sung-Kye
    Kwak, Noh-Jung
    Hong, Sung-Joo
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [6] Dual-Channel Technology with Cap-free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration
    Witters, L.
    Mitard, J.
    Veloso, A.
    Hikavyy, A.
    Franco, J.
    Kauerauf, T.
    Cho, M.
    Schram, T.
    Sebai, F.
    Yamaguchi, S.
    Takeoka, S.
    Fukuda, M.
    Wang, W. -E.
    Duriez, B.
    Eneman, G.
    Loo, R.
    Kellens, K.
    Tielens, H.
    Favia, P.
    Rohr, E.
    Hellings, G.
    Bender, H.
    Roussel, P.
    Crabbe, Y.
    Brus, S.
    Mannaert, G.
    Kubicek, S.
    Devriendt, K.
    De Meyer, K.
    Ragnarsson, L. -A.
    Steegen, A.
    Horiguchi, N.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [7] Single-Metal Dual-Dielectric (SMDD) Gate-First CMOS Integration Towards Low VT and High Performance
    Ragnarsson, L-A
    Schram, T.
    Rohr, E.
    Sebaai, F.
    Kelkar, P.
    Wada, M.
    Kauerauf, T.
    Aoulaiche, M.
    Cho, M. J.
    Kubicek, S.
    Lauwers, A.
    Hoffmann, T. Y.
    Absil, P. P.
    Biesemans, S.
    PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 49 - +
  • [8] A comparative mismatch study of the 20 nm Gate-Last and 28 nm Gate-First bulk CMOS technologies
    Rahhal, Lama
    Bajolet, Aurelie
    Manceau, Jean-Philippe
    Rosa, Julien
    Ricq, Stephane
    Lassere, Sebastien
    Ghibaudo, Gerard
    SOLID-STATE ELECTRONICS, 2015, 108 : 53 - 60
  • [9] Low Frequency Noise Analysis for Post-Treatment of Replacement Metal Gate
    Lee, Jae Woo
    Simoen, Eddy
    Veloso, Anabela
    Cho, Moon Ju
    Arimura, Hiroaki
    Boccardi, Guillaume
    Ragnarsson, Lars-Ake
    Chiarella, Thomas
    Horiguchi, Naoto
    Thean, Aaron
    Groeseneken, Guido
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2960 - 2962
  • [10] 8Å Tinv Gate-First Dual Channel Technology Achieving Low-Vt High Performance CMOS
    Witters, L.
    Takeoka, S.
    Yamaguchi, S.
    Hikavyy, A.
    Shamiryan, D.
    Cho, M.
    Chiarella, T.
    Ragnarsson, L. -A.
    Loo, R.
    Kerner, C.
    Crabbe, Y.
    Franco, J.
    Tseng, J.
    Wang, W. E.
    Rohr, E.
    Schram, T.
    Richard, O.
    Bender, H.
    Biesemans, S.
    Absil, P.
    Hoffmann, T.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 181 - +
12345