Low Frequency Noise Performance of Gate-First and Replacement Metal Gate CMOS Technologies

被引:0
|
作者
Claeys, C. [1 ,2 ]
Lee, J. W. [1 ,2 ]
Simoen, E. [1 ]
Veloso, A. [1 ]
Horiguchi, N. [1 ]
Paraschiv, V. [1 ]
机构
[1] IMEC, Leuven, Belgium
[2] Katholieke Univ Leuven, EE Dept, Leuven, Belgium
关键词
gate-first; replacement metal gate; low frequency noise; interface traps; RELIABILITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low frequency noise characterization is used to compare the quality and reliability of gate dielectric processed using both gate-first and gate-last or replacement metal gate integration schemes. The influence of different processing treatments will be studied, for both planar and FinFET devices, and the obtained results compared with the LF noise specifications of the International Technology Roadmap for Semiconductors (ITRS).
引用
收藏
页数:2
相关论文
共 50 条
  • [41] High-performance, metal-gate SOI CMOS fabricated by ultraclean, low-temperature process technologies
    Ushiki, T
    Hirano, Y
    Shimada, H
    Ohmi, T
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 28 - 38
  • [42] Low-Frequency-Noise-Based Oxide Trap Profiling in Replacement High-κ/Metal-Gate pMOSFETs
    Simoen, E.
    Lee, J. W.
    Veloso, A.
    Paraschiv, V.
    Horiguchi, N.
    Claeys, C.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2014, 3 (06) : Q127 - Q131
  • [43] Gate Length Variation Effect on Performance of Gate-First Self-Aligned In0.53Ga0.47As MOSFET
    Wee, Mohd F. Mohd Razip
    Dehzangi, Arash
    Bollaert, Sylvain
    Wichmann, Nicolas
    Majlis, Burhanuddin Y.
    PLOS ONE, 2013, 8 (12):
  • [44] Low-frequency noise characterization of 90 nm multiple gate oxide CMOS transistors
    Lukyanchikova, N
    Garbar, N
    Smolanka, A
    Lokshin, M
    Lee, SC
    Simoen, E
    Claeys, C
    Noise and Fluctuations, 2005, 780 : 331 - 334
  • [45] Low-Frequency Noise Investigation and Noise Variability Analysis in High-k/Metal Gate 32-nm CMOS Transistors
    Lopez, Diana
    Haendler, S.
    Leyris, C.
    Bidal, Gregory
    Ghibaudo, Gerard
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2310 - 2316
  • [46] Novel Materials and Processes in Replacement Metal Gate for Advanced CMOS Technology
    Bao, Ruqiang
    Hung, Steven
    Wang, Miaomiao
    Chung, Kisup
    Barman, Soumendra
    Krishnan, Siddarth A.
    Yang, Yixiong
    Tang, Wei
    Li, Luping
    Lin, Yongjing
    Chan, Michael S.
    Chen, Zhebo
    Miao, Xin
    Hopstaken, Marinus
    Conti, Richard A.
    Jagannathan, Hemanth
    Chudzik, Michael P.
    McHerron, Dale
    Haran, Bala S.
    Natarajan, Sanjay
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [47] Gate-first n-MOSFET with a sub-0.6-nm EOT gate stack
    Cheng, C. H.
    Chou, K. I.
    Chin, A.
    MICROELECTRONIC ENGINEERING, 2013, 109 : 35 - 38
  • [48] A new high-k/metal gate CMOS integration scheme (Diffusion and Gate Replacement) suppressing gate height asymmetry and compatible with high-thermal budget memory technologies
    Ritzenthaler, R.
    Schram, T.
    Spessot, A.
    Cailla, C.
    Cho, M.
    Simoen, E.
    Aoulaiche, M.
    Albert, J.
    Chew, S. A.
    Noh, K. B.
    Song, Y.
    Fazan, P.
    Horiguchi, N.
    Thean, A.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [49] CMOS-compatible GaN-based high electron mobility transistors with gate-first technology
    Gao, Sheng
    Xie, Zijing
    Xiong, Nianhe
    Liu, Xiaoyi
    Wang, Hong
    MICROELECTRONIC ENGINEERING, 2022, 264
  • [50] Effects of Gate Oxide and Junction Nonuniformity on the DC and Low-Frequency Noise Performance of Four-Gate Transistors
    Jimenez Tejada, Juan A.
    Luque Rodriguez, Abraham
    Godoy, Andres
    Rodriguez-Bolivar, Salvador
    Lopez Villanueva, Juan A.
    Marinov, Ognian
    Deen, M. Jamal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 459 - 467