Design of a high speed, low latency and low power consumption DRAM using two-transistor cell

被引：0

作者：

Chegeni, Amin ^{[1
]}

Hadidi, Khayrollah ^{[1
]}

Khoei, Abdollah ^{[1
]}

机构：

[1] Urmia Univ, Microelect Res Lab, Orumiyeh, Iran

来源：

2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4 | 2007年

关键词：

D O I：

10.1109/ICECS.2007.4511203

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a new structure of DRAM, using two-transistor cell. The most important advantages of this structure are: a) High speed read, write and refresh operation b) low data access latency c) low power consumption compared to other structures d) each write/refresh operation can be carried out just in one cycle and e) no need to special process and compatible with standard digital process.

引用

页码：1167 / 1170

页数：4

共 50 条

[11] A 14-transistor low power high-speed full adder cell
Khatibzadeh, AA
Raahemifar, K
CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 163 - 166
[12] LOW-POWER HIGH-SPEED TRANSISTOR PROTOTYPE
不详
TELECOMMUNICATION JOURNAL, 1989, 56 (05): : 296 - 297
[13] A High Speed Low Power 4:2 Compressor Cell Design
Chang, Peng
Ahmadi, Majid
ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 157 - 160
[14] A low-power CAM using a 12-transistor design cell
Abdel-Hafeez, Saleh
Harb, Shadi M.
Eisenstadt, William R.
VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 264 - +
[15] DESIGN AND ANALYSIS OF A LOW POWER CONSUMPTION HIGH SPEED FREQUENCY DIVIDER BY 2/3
Murtaza, Cristian
Cojan, Radu Adrian
2010 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1 AND 2, 2010, : 449 - 452
[16] A 10-transistor low-power high-speed full adder cell
Mahmoud, HA
Bayoumi, MA
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 43 - 46
[17] Low Power Design of a Two Bit Mangitude Comparator for High Speed Operation
Hasan, Mehedi
Saha, Uttam Kumar
Hossain, Muhammad Saddam
Biswas, Parag
Hossein, Md. Jobayer
Dipto, Md. Ashik Zafar
2019 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI - 2019), 2019,
[18] Design of a High Speed and Low Latency Crypto-processor ASIC
Ali, Liakot
Roy, Niranjan
Faisal, Fazle Elahi
Ali, Mohd Alauddin Mohd
Aris, Ishak
ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 96 - +
[19] Low Power Consumption and High-Speed Ge Receivers
Virot, L.
Benedikovic, D.
Szelag, B.
Alonso-Ramos, C.
Hartmann, J. M.
Crozat, P.
Cassan, E.
Marris-Morini, D.
Baudot, C.
Boeuf, F.
Fedeli, J. M.
Kopp, C.
Vivien, L.
2017 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2017,
[20] A Low Power and High Speed 10 Transistor Full Adder using Multi Threshold Technique
Bhaskar, Akshay
Reddy, Dheeraj
Saravanan, Shabhari
Naidu, Jagannadha K.
2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 371 - 374

← 1 2 3 4 5 →