A High Speed Low Power 4:2 Compressor Cell Design

被引：0

作者：

Chang, Peng ^{[1
]}

Ahmadi, Majid ^{[1
]}

机构：

[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada

来源：

ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a high speed low power 4:2 compressor cell design based on Domino Logic circuits. Two circuit level optimizations of 4:2 compressors are proposed by using Split Domino Logic and Multiple-output Domino Logic. All three designed circuits are simulated using HSPICE and compared with each other in terms of delay, power consumption, power-delay product, and operation frequency. Simulation results confirm the property of the design

引用

页码：157 / 160

页数：4

共 50 条

[1] Design of High Speed and Low Power 15-4 Compressor
Marimuthu, R.
Pradeepkumar, M.
Bansal, Dhruv
Balamurugan, S.
Mallick, P. S.
2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 533 - 536
[2] Low-power and high-speed 4-2 compressor
Najafi, Ardalan
Mazloom-nezhad, Babak
Najafi, Amir
2013 36TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2013, : 66 - 69
[3] Ultra low voltage, low power 4-2 compressor for high speed multiplications
Gu, JM
Chang, CH
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 321 - 324
[4] Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers
Hsiao, SF
Jiang, MR
Yeh, JS
ELECTRONICS LETTERS, 1998, 34 (04) : 341 - 343
[5] An adiabatic 4:2 compressor design for low power VLSI
Ng, KW
Lau, KT
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1999, 9 (5-6) : 339 - 346
[6] Low power CMOS pass logic 4-2 compressor for high-speed multiplication
Radhakrishnan, D
Preethy, AP
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1296 - 1298
[7] Design of Low Power ECRL based Power Gated 4:2 Compressor
Malhotra, Naman
Mann, Aarushi
Pandey, Neeta
2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 891 - 895
[8] Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor
Yang, Tongxin
Ukezono, Tomoaki
Sato, Toshinori
2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 89 - 96
[9] Design of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers
Rahnamaei, Ali
Fatin, Gholamreza Zare
Eskandarian, Abdollah
INTERNATIONAL JOURNAL OF NANO DIMENSION, 2019, 10 (01) : 114 - 124
[10] High-Efficient, Ultra-Low-Power and High-Speed 4:2 Compressor with a New Full Adder Cell for Bioelectronics Applications
Ayoub Sadeghi
Nabiollah Shiri
Mahmood Rafiee
Circuits, Systems, and Signal Processing, 2020, 39 : 6247 - 6275

← 1 2 3 4 5 →