A High Speed Low Power 4:2 Compressor Cell Design

被引：0

作者：

Chang, Peng ^{[1
]}

Ahmadi, Majid ^{[1
]}

机构：

[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada

来源：

ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a high speed low power 4:2 compressor cell design based on Domino Logic circuits. Two circuit level optimizations of 4:2 compressors are proposed by using Split Domino Logic and Multiple-output Domino Logic. All three designed circuits are simulated using HSPICE and compared with each other in terms of delay, power consumption, power-delay product, and operation frequency. Simulation results confirm the property of the design

引用

页码：157 / 160

页数：4

共 50 条

[41] Design of a high-speed low-power CAM
Gu, CH
Zhu, HF
Zhou, XF
Min, H
Zhou, D
2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 187 - 190
[42] A Novel Design of Low power and High speed Hybrid Multiplier
Jagadeeshkumar, N.
Meganathan, D.
2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
[43] Design of High Speed Low Power Counter using Pipelining
Vijeyakumar, K. N.
Sumathy, V.
Pramod, P.
Saravanakumar, S.
JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2014, 73 (02): : 117 - 123
[44] Design and Implementation of Complex Multiplier with Low Power and High Speed
Duy Manh Thi Nguyen
Pham Minh Man Nguyen
Hieu-Truong Ngo
Minh-Son Nguyen
2021 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND APPLICATIONS (ACOMP 2021), 2021, : 215 - 219
[45] Design and Implementation of Low Power High Speed Viterbi Decoder
Cholan, K.
INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 61 - 68
[46] Design methodology of a low power high speed CMOS ADC
Maman, N
Jharia, B
Agarwal, RP
PROCEEDINGS OF THE IEEE INDICON 2004, 2004, : 530 - 533
[47] Design of a high speed, low latency and low power consumption DRAM using two-transistor cell
Chegeni, Amin
Hadidi, Khayrollah
Khoei, Abdollah
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1167 - 1170
[48] Design and Numerical Simulation of a High Speed Centrifugal Compressor
Yu, Qingyang
Wu, Peng
Deng, Yelin
INTERNATIONAL CONFERENCE ON ENERGY, POWER AND MECHANICAL ENGINEERING (EPME2019), 2020, 793
[49] A Novel Low Power 4:2 Compressor using FinFET Devices
Riaz, Anjum
Sharma, Vijay Kumar
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (01) : 127 - 139
[50] A Novel Low Power 4:2 Compressor using FinFET Devices
Anjum Riaz
Vijay Kumar Sharma
Analog Integrated Circuits and Signal Processing, 2022, 112 : 127 - 139

← 1 2 3 4 5 →