A High Speed Low Power 4:2 Compressor Cell Design

被引：0

作者：

Chang, Peng ^{[1
]}

Ahmadi, Majid ^{[1
]}

机构：

[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada

来源：

ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a high speed low power 4:2 compressor cell design based on Domino Logic circuits. Two circuit level optimizations of 4:2 compressors are proposed by using Split Domino Logic and Multiple-output Domino Logic. All three designed circuits are simulated using HSPICE and compared with each other in terms of delay, power consumption, power-delay product, and operation frequency. Simulation results confirm the property of the design

引用

页码：157 / 160

页数：4

共 50 条

[21] Design of high speed and low power 4-bit comparator using FGMOS
Gupta, Roshani
Gupta, Rockey
Sharma, Susheel
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 76 : 125 - 131
[22] Design and Analysis of Low Power, High Speed 4-Bit Magnitude Comparator
Singh, Pranay
Jain, Pramod Kumar
2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 1680 - 1683
[23] Design and implementation of a high speed low power 4-bit flash ADC
Shehata, K. A.
Ragai, H. F.
Husien, H.
2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 200 - +
[24] Low power and high write speed SEU tolerant SRAM data cell design
Wang Li
Zhang GuoHe
Zeng YunLin
Shao ZhiBiao
SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2015, 58 (11) : 1983 - 1988
[25] A Low Power CMOS Voltage Mode SRAM Cell for High Speed VLSI Design
Upadhyay, Prashant
Kar, R.
Mandal, D.
Ghoshal, S. P.
2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 25 - 28
[26] Low power and high write speed SEU tolerant SRAM data cell design
WANG Li
ZHANG GuoHe
ZENG YunLin
SHAO ZhiBiao
Science China(Technological Sciences), 2015, (11) : 1983 - 1988
[27] Low power and high write speed SEU tolerant SRAM data cell design
WANG Li
ZHANG GuoHe
ZENG YunLin
SHAO ZhiBiao
Science China(Technological Sciences), 2015, 58 (11) : 1983 - 1988
[28] Low power and high write speed SEU tolerant SRAM data cell design
Li Wang
GuoHe Zhang
YunLin Zeng
ZhiBiao Shao
Science China Technological Sciences, 2015, 58 : 1983 - 1988
[29] Low-power 4-2 compressor circuits
Margala, M
Durdle, NG
INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 85 (02) : 165 - 176
[30] Low Power, Low Area, High Speed Architectural Design for Motion Estimation in MPEG-4
Guhagarkar, Nikhil R.
Shaik, Rafi Ahamed
2011 ANNUAL IEEE INDIA CONFERENCE (INDICON-2011): ENGINEERING SUSTAINABLE SOLUTIONS, 2011,

← 1 2 3 4 5 →