Transient Thermal Modeling of Die Bond Process in Multiple Die Stacked Flash Memory Package

被引:0
|
作者
Liu, Yangming [1 ]
Wang, Xu [1 ]
Liu, Xiangyang [1 ]
Huang, Shenghua [1 ]
Chiu, Chin-Tien [1 ]
Ye, Ning [2 ]
Yang, Bo [2 ]
机构
[1] Western Digital Corp, Package Technol Dev & Integrat, Shanghai, Peoples R China
[2] Western Digital Corp, Package Technol Dev & Integrat, Milpitas, CA USA
关键词
flash memoryt; die bonding; peeling; stacked die; FEA;
D O I
10.1109/ECTC51906.2022.00087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the demand on data storage continues to explode, flash memory package moves towards high capacity such as 8 dies and 16 dies stacking. However, a challenge in die bonding process is the significant decrement of die bonding temperature for multiple die sequent bonding, which may lead to poor adhesion and die to die peeling. The degradation of bonding temperature mainly comes from two aspects. One is the increasing thermal resistance with the number of dies and Die Attach Film (DAF). The other is the cumulative cooling effect from bond head, which is more important, as the bond head is at room temperature and larger thermal mass compared to the ultra-thin die. In this paper, the transient die bonding temperature response of 4 and 8 dies stacking including the pick-up and bonding durations are investigated. Owing to that the heating from bond stage is continuous while the cooling from bond head is intermittent, therefore, the bonding temperature during the entire process runs in a dynamic changing manner. It is not practical to measure the transient temperature due to the extremely short time of die bonding and pick up. However, Finite Element Analysis (FEA) modeling can be employed for this problem. The simulation results clearly demonstrate a huge gap between the die bonding temperature and bond stage temperature, especially for the top die. Moreover, 8 die stacking is also worse than 4 die stacking, which is also consistent with the experimental result of the top die peeling rate between 4 die and 8 die. The improved methods to increase bonding temperature are also studied including longer bonding time, higher bond stage temperature, and using hot bond head.
引用
收藏
页码:513 / 518
页数:6
相关论文
共 50 条
  • [41] Investigation of moisture-induced failures of stacked-die package
    Kim, Hak Sung
    Song, Ho Geon
    MICROELECTRONICS RELIABILITY, 2007, 47 (9-11) : 1673 - 1679
  • [42] Effect of Gold Wire Configuration Parameters on the Reliability of the Stacked Die Package
    Tang, Y.
    Zhang, P. F.
    Zhou, B.
    Li, G. Y.
    PROCEEDINGS OF 2014 10TH INTERNATIONAL CONFERENCE ON RELIABILITY, MAINTAINABILITY AND SAFETY (ICRMS), VOLS I AND II, 2014, : 831 - 835
  • [43] A 3D package design with cavity substrate and stacked die
    Xie, Huiqin
    Li, Jun
    Song, Jian
    Hou, Fengze
    Guo, Xueping
    Wang, Shuling
    Yu Daquan
    Cao Liqiang
    Wan, Lixi
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 64 - 67
  • [44] Comprehensive Warpage Analysis of Stacked Die MEMS Package in Accelerometer Application
    Xueren Zhang Tong Yan Tee Jingen Luan ST Microelectronics Lorong Toa Payoh Singapore
    电子与封装, 2006, (02) : 10 - 15+4
  • [45] Bond line thickness and die tilt inspection in die bonding process
    Chen, Po-Cheng
    Chang, Ming
    Lai, Wei-Chung
    Gabayno, Jacque Lynn
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2016, 39 (04) : 508 - 512
  • [46] Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-stacked and Off-package Memories
    Meswani, Mitesh R.
    Blagodurov, Sergey
    Roberts, David
    Slice, John
    Ignatowski, Mike
    Loh, Gabriel H.
    2015 IEEE 21ST INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2015, : 126 - 136
  • [47] The Failure Analysis Of 3D-Stacked Die Packaging Flash
    Fang, Jianming
    Guan, Xinbin
    Li, Enliang
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [48] Thermal evaluation of two die stacked FBGA packages
    Krishnamoorthi., S.
    Zhu, W. H.
    Wang, C. K.
    Tan, H. B.
    Sun, Anthony Y. S.
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 278 - 284
  • [49] DELPHI style compact modeling of stacked die packages
    Poppe, Andras
    Farkas, Gabor
    Parry, John
    Szabo, Peter
    Rencz, Marta
    Szekely, Vladimir
    TWENTY-THIRD ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2007, 2007, : 248 - +
  • [50] Hybrid Stacked-Die Package Solution for Extremely Small-Form-Factor Package
    Lee, Heeseok
    Lee, Kyoung Min
    Youn, Daehan
    Hwang, Kyojin
    Kim, Junghwa
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 574 - 578