Transient Thermal Modeling of Die Bond Process in Multiple Die Stacked Flash Memory Package

被引:0
|
作者
Liu, Yangming [1 ]
Wang, Xu [1 ]
Liu, Xiangyang [1 ]
Huang, Shenghua [1 ]
Chiu, Chin-Tien [1 ]
Ye, Ning [2 ]
Yang, Bo [2 ]
机构
[1] Western Digital Corp, Package Technol Dev & Integrat, Shanghai, Peoples R China
[2] Western Digital Corp, Package Technol Dev & Integrat, Milpitas, CA USA
关键词
flash memoryt; die bonding; peeling; stacked die; FEA;
D O I
10.1109/ECTC51906.2022.00087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the demand on data storage continues to explode, flash memory package moves towards high capacity such as 8 dies and 16 dies stacking. However, a challenge in die bonding process is the significant decrement of die bonding temperature for multiple die sequent bonding, which may lead to poor adhesion and die to die peeling. The degradation of bonding temperature mainly comes from two aspects. One is the increasing thermal resistance with the number of dies and Die Attach Film (DAF). The other is the cumulative cooling effect from bond head, which is more important, as the bond head is at room temperature and larger thermal mass compared to the ultra-thin die. In this paper, the transient die bonding temperature response of 4 and 8 dies stacking including the pick-up and bonding durations are investigated. Owing to that the heating from bond stage is continuous while the cooling from bond head is intermittent, therefore, the bonding temperature during the entire process runs in a dynamic changing manner. It is not practical to measure the transient temperature due to the extremely short time of die bonding and pick up. However, Finite Element Analysis (FEA) modeling can be employed for this problem. The simulation results clearly demonstrate a huge gap between the die bonding temperature and bond stage temperature, especially for the top die. Moreover, 8 die stacking is also worse than 4 die stacking, which is also consistent with the experimental result of the top die peeling rate between 4 die and 8 die. The improved methods to increase bonding temperature are also studied including longer bonding time, higher bond stage temperature, and using hot bond head.
引用
收藏
页码:513 / 518
页数:6
相关论文
共 50 条
  • [21] Compact modeling approaches to multiple die stacked chip scale packages
    Garcia, EA
    Chiu, CP
    NINETEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 2003, : 160 - 167
  • [22] Novel process warpage modeling of matrix stacked-die BGA
    Zhang, XR
    Tee, TY
    Zhou, J
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (02): : 232 - 239
  • [23] Transient thermal characterization of a stacked multichip package
    Kaija, Kimmo
    Heino, Pekka
    Journal of Microelectronics and Electronic Packaging, 2007, 4 (01): : 23 - 30
  • [24] Thermal Solutions For Large Die and Package
    Chee, Choong Kooi
    Hsu, Sean
    Patel, Janak
    Bamido, Alaba
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 929 - 934
  • [25] Thermal management of a stacked-die package in a handheld electronic device using passive solutions
    Moon, Sung-won
    Prstic, Suzana
    Chiu, Chia-pin
    2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 791 - +
  • [26] Thermal management of a stacked-die package in a handheld electronic device using passive solutions
    Moon, Sung-Won
    Prstic, Suzana
    Chiu, Chia-Pin
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2008, 31 (01): : 204 - 210
  • [27] DESIGN FOR RELIABILITY OF STACKED DIE PACKAGE USING TSV TECHNOLOGY
    Thakur, Shiwani
    Nakanekar, Satej
    Kaisare, Abhijit
    Tonapi, Sandeep
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 75 - +
  • [28] Placement Design for a Stacked Die Package With Reliable Wireless Connections
    Yuan, Tzu-Lun
    Huang, Mong-Na Lo
    Huang, Yu-Jung
    IEEE TRANSACTIONS ON RELIABILITY, 2020, 69 (04) : 1230 - 1238
  • [29] Localization Techniques for Finding Embedded Defects in Stacked Die Package
    Yeoh, Lai-Seng
    Chong, Kok-Cheng
    Li, Susan
    Proceedings of the 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2016, : 22 - 25
  • [30] Measurement and Simulation of Stacked Die Thermal Resistances
    Joiner, Bennett
    de Oca, Jose A. Montes
    Neelakantan, Sriram
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (04): : 709 - 715