Transient Thermal Modeling of Die Bond Process in Multiple Die Stacked Flash Memory Package

被引:0
|
作者
Liu, Yangming [1 ]
Wang, Xu [1 ]
Liu, Xiangyang [1 ]
Huang, Shenghua [1 ]
Chiu, Chin-Tien [1 ]
Ye, Ning [2 ]
Yang, Bo [2 ]
机构
[1] Western Digital Corp, Package Technol Dev & Integrat, Shanghai, Peoples R China
[2] Western Digital Corp, Package Technol Dev & Integrat, Milpitas, CA USA
关键词
flash memoryt; die bonding; peeling; stacked die; FEA;
D O I
10.1109/ECTC51906.2022.00087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the demand on data storage continues to explode, flash memory package moves towards high capacity such as 8 dies and 16 dies stacking. However, a challenge in die bonding process is the significant decrement of die bonding temperature for multiple die sequent bonding, which may lead to poor adhesion and die to die peeling. The degradation of bonding temperature mainly comes from two aspects. One is the increasing thermal resistance with the number of dies and Die Attach Film (DAF). The other is the cumulative cooling effect from bond head, which is more important, as the bond head is at room temperature and larger thermal mass compared to the ultra-thin die. In this paper, the transient die bonding temperature response of 4 and 8 dies stacking including the pick-up and bonding durations are investigated. Owing to that the heating from bond stage is continuous while the cooling from bond head is intermittent, therefore, the bonding temperature during the entire process runs in a dynamic changing manner. It is not practical to measure the transient temperature due to the extremely short time of die bonding and pick up. However, Finite Element Analysis (FEA) modeling can be employed for this problem. The simulation results clearly demonstrate a huge gap between the die bonding temperature and bond stage temperature, especially for the top die. Moreover, 8 die stacking is also worse than 4 die stacking, which is also consistent with the experimental result of the top die peeling rate between 4 die and 8 die. The improved methods to increase bonding temperature are also studied including longer bonding time, higher bond stage temperature, and using hot bond head.
引用
收藏
页码:513 / 518
页数:6
相关论文
共 50 条
  • [31] Thermal characterization of stacked-die packages
    Zhang, L
    Howard, N
    Gumaste, V
    Poddar, A
    Nguyen, L
    TWENTIETH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2004, 2004, : 55 - 63
  • [32] Characteristics Study of Die-Bond Process of High-Power LED Package
    Fu, Han-Kuei
    Ying, Shang-Ping
    Hsieh, Hsin-Hsin
    Huang, Po-Hsiang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (11): : 2007 - 2011
  • [33] Measurement and simulation of stacked die thermal resistances
    Joiner, Bennett
    Montes de Oca, Jose
    Neelakantan, Srirarn
    TWENTY SECOND ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2006, 2006, : 210 - +
  • [34] Working Temperature Characterizations for Die Attach Films in Stacked-die Process
    Tsai, Tsung-Yueh
    Chang, Hsiao-Chuan
    Li, Wei-Chung
    Teng, Chi-Ping
    Lai, Yi-Shao
    32ND IEEE/CPMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM, 2007, : 63 - 66
  • [35] Modeling wafer bending effects on RDL layer reliability in a multiple die package
    Wang, Tzu Chen
    Yeh, Chih Chieh
    Xu, Xiaopeng
    El Sayed, Karim
    Lin, Chun-Hung Steven
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 88 - 90
  • [36] Board level thermal cycle reliability and solder joint fatigue life predictions of multiple stacked die chip scale package configurations
    Mitchell, D
    Zahn, B
    Carson, F
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 699 - 703
  • [37] Die-attach materials for high-density memory stacked die packaging
    Huang, Mark
    Gandhi, Jaspreet
    Luo, Shijian
    Jiang, Tom
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1569 - +
  • [38] Power Profiling of Modern Die-Stacked Memory
    Stow, Dylan
    Farmahini-Farahani, Amin
    Gurumurthi, Sudhanva
    Ignatowski, Michael
    Xie, Yuan
    IEEE COMPUTER ARCHITECTURE LETTERS, 2019, 18 (02) : 132 - 135
  • [39] Convective heat transfer from a die-stacked electronic package
    Natarajan, Venkat
    2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, : 1132 - 1138
  • [40] Decapsulation of 3D Multi-Die Stacked Package
    Kor, H. B.
    Liu, Q.
    Siah, Y. W.
    Gan, C. L.
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 465 - 468