Measurement and simulation of stacked die thermal resistances

被引：7

作者：

Joiner, Bennett ^{[1
]}

Montes de Oca, Jose ^{[2
]}

Neelakantan, Srirarn ^{[1
]}

机构：

[1] Freescale Semicond Inc, Austin, TX 78735 USA

[2] Wright State Univ, Dayton, OH USA

来源：

TWENTY SECOND ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2006 | 2006年

关键词：

Theta-JA; thermal; integrated circuit; package; stacked; multi-chip; PBGA; superposition;

D O I：

10.1109/STHERM.2006.1625230

中图分类号：

O414.1 [热力学];

学科分类号：

摘要：

Packages with multiple die provide additional challenges when documenting their thermal performance. To explore the thermal performance of multi-chip packages, stacked die configurations were chosen with the die stacked upon each other. A plastic ball grid array package (PBGA) was thermally tested with three die configurations. The thermal performance of the package was determined using the JEDEC 51 specifications. The package was also simulated using a finite element simulation to better illustrate the package performance. In addition, the validity of the superposition technique was evaluated in the determination of junction temperatures with change in power of the various die.

引用

页码：210 / +

页数：2

共 50 条

[1] Measurement and Simulation of Stacked Die Thermal Resistances
Joiner, Bennett
de Oca, Jose A. Montes
Neelakantan, Sriram
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (04): : 709 - 715
[2] Optimization of stacked die design on stacked die QFN package by simulation approach
Bachok, Nur Nadia
Zaharim, Azami
Ahmad, Ibrahim
Talib, Meor Zainal Meor
Ihsan, Ahmad Kamal Ariffin
Kamarudin, Noor Baharin Che
PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MATHEMATICAL AND COMPUTATIONAL METHODS IN SCIENCE AND ENGINEERING (MACMESE '07)/ DNCOCO '07, 2007, : 97 - 102
[3] Thermal issues in stacked die packages
Rencz, M
Twenty-First Annual IEEE Semiconductor Thermal Measurement and Management Symposium, Proceedings 2005, 2005, : 307 - 312
[4] DEFINITION AND MEASUREMENT OF THE ELECTRICAL AND THERMAL RESISTANCES
ENGQUIST, HL
ANDERSON, PW
PHYSICAL REVIEW B, 1981, 24 (02): : 1151 - 1154
[5] Thermal characterization and modeling of stacked die packages
Szabo, P.
Rencz, M.
Szekely, V.
Poppe, A.
Farkas, G.
Courtois, B.
Advances in Electronic Packaging 2005, Pts A-C, 2005, : 1575 - 1581
[6] Thermal characterization of stacked-die packages
Zhang, L
Howard, N
Gumaste, V
Poddar, A
Nguyen, L
TWENTIETH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2004, 2004, : 55 - 63
[7] Measurement of housing thermal resistances in industrial motors
Boglietti, Aldo
Vallan, Alberto
2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 1321 - +
[8] Thermal evaluation of two die stacked FBGA packages
Krishnamoorthi., S.
Zhu, W. H.
Wang, C. K.
Tan, H. B.
Sun, Anthony Y. S.
2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 278 - 284
[9] Thermal characterization and compact modeling of stacked die packages
Szabo, P.
Poppe, A.
Farkas, G.
Szekely, V.
Courtois, B.
Rencz, M.
2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 251 - +
[10] A transient method for the accurate measurement of interface thermal resistances
Lasance, CJM
Lacaze, C
TWELFTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS, 1996, : 43 - 50

← 1 2 3 4 5 →