The hardware structure design of perceptron with FPGA implementation

被引:0
|
作者
Wang, QR [1 ]
Yi, B [1 ]
Xie, Y [1 ]
Liu, BR [1 ]
机构
[1] Guangdong Univ Technol, Fac Automat, Guangzhou 510080, Peoples R China
关键词
neural networks; perceptron; FPGA; VHDL; Top-Down;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Most commonly, neural networks's models or algorithms are simulated and implemented by computer programming in neural networks theory research. But in many practical applications, it is necessary to consider essential issues such as hardware implementation. Specific application of neural networks hardware has the advantages of high speed, small in size, good performance and low cost. Thus, the implementation of high performance neural networks hardware is the final target in some actual applications. In this paper, a hardware structure of single perceptron that serves as the basic nerve cell and its implementation method with FPGA is introduced. It is based on VLSI implementation approach for the standard neural networks. The method proposed is a primary discussion and research for the hardware implementation of artificial neural networks.
引用
收藏
页码:762 / 767
页数:6
相关论文
共 50 条
  • [21] Implementation of an Embedded Hardware of FVRS on FPGA
    Jadhav, Mrunali
    Nerkar, Priva M.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 48 - 53
  • [22] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [23] Implementation of Parametric Hardware Trojan in FPGA
    Yang, Yipei
    Ye, Jing
    Li, Xiaowei
    Han, Yinhe
    Li, Huawei
    Hu, Yu
    2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 37 - 42
  • [24] Design an optimized Hardware Implementation of DVB-T2 Modules on an FPGA
    Fahmy, Hesham A.
    Shehata, Khaled Ali
    Gasser, Safa
    2016 SIXTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION PROCESSING AND COMMUNICATIONS (ICDIPC), 2016, : 125 - 128
  • [25] Network on Chip Design and Implementation on FPGA with Advanced Hardware and Networking Functionalities.
    Veeraprathap, V.
    Nagaraja, M.
    Kurian, M. Z.
    2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
  • [26] FPGA Hardware Implementation and Optimization for Neural Network based Chaotic System Design
    Schmitz, Jesse
    Zhang, Lei
    HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
  • [27] Hardware design and implementation of a novel ANN-based chaotic generator in FPGA
    Alcin, Murat
    Pehlivan, Ihsan
    Koyuncu, Ismail
    OPTIK, 2016, 127 (13): : 5500 - 5505
  • [28] Design and Implementation of ARM and FPGA Based Data Acquisition System Software and Hardware
    Zheng, Dezhi
    Na, Rui
    Fan, Shangchun
    Liu, Yudong
    2015 2ND INTERNATIONAL CONFERENCE ON MECHATRONIC SYSTEMS AND MATERIALS APPLICATION (ICMSMA 2015), 2015, : 159 - 164
  • [29] Hardware design implementation issues of the estimator-based controller using FPGA
    Kanthimathi, R.
    Kamala, J.
    Jaibalaganesh, T.
    Vasuhi, S.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (10) : 1463 - 1479
  • [30] An optimized DCT based hardware design for FPGA implementation of high altitude images
    Rashid, HU
    Basart, J
    SCONEST 2004: Student Conference on Engineering Sciences and Technology, 2002, : 60 - 66