The hardware structure design of perceptron with FPGA implementation

被引:0
|
作者
Wang, QR [1 ]
Yi, B [1 ]
Xie, Y [1 ]
Liu, BR [1 ]
机构
[1] Guangdong Univ Technol, Fac Automat, Guangzhou 510080, Peoples R China
关键词
neural networks; perceptron; FPGA; VHDL; Top-Down;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Most commonly, neural networks's models or algorithms are simulated and implemented by computer programming in neural networks theory research. But in many practical applications, it is necessary to consider essential issues such as hardware implementation. Specific application of neural networks hardware has the advantages of high speed, small in size, good performance and low cost. Thus, the implementation of high performance neural networks hardware is the final target in some actual applications. In this paper, a hardware structure of single perceptron that serves as the basic nerve cell and its implementation method with FPGA is introduced. It is based on VLSI implementation approach for the standard neural networks. The method proposed is a primary discussion and research for the hardware implementation of artificial neural networks.
引用
下载
收藏
页码:762 / 767
页数:6
相关论文
共 50 条
  • [31] An optimized DCT based hardware design for FPGA implementation of high altitude images
    Rashid, HU
    Basart, J
    SCONEST 2004: Student Conference on Engineering Sciences and Technology, 2002, : 60 - 66
  • [32] Advancements in Perceptron Hardware for Efficient Implementation in Artificial Neural Network
    Mohaidat, Tamador
    Khalil, Kasem
    2024 IEEE 3RD INTERNATIONAL CONFERENCE ON COMPUTING AND MACHINE INTELLIGENCE, ICMI 2024, 2024,
  • [33] All-Passive Hardware Implementation of Multilayer Perceptron Classifiers
    Ananthakrishnan, Akshay
    Allen, Mark G.
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2021, 32 (09) : 4086 - 4095
  • [34] FPGA implementation of a multilayer perceptron neural network using VHDL
    Taright, Y
    Hubin, M
    ICSP '98: 1998 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, PROCEEDINGS, VOLS I AND II, 1998, : 1311 - 1314
  • [35] FPGA implementation of a multilayer perceptron neural network using VHDL
    Taright, Yamina
    Hubin, Michel
    International Conference on Signal Processing Proceedings, ICSP, 1998, 2 : 1311 - 1314
  • [36] Gas Sensors Characterization and Multilayer Perceptron (MLP) Hardware Implementation for Gas Identification Using a Field Programmable Gate Array (FPGA)
    Benrekia, Faycal
    Attari, Mokhtar
    Bouhedda, Mounir
    SENSORS, 2013, 13 (03) : 2967 - 2985
  • [37] Hardware implementation of Variable Precision Multiplication on FPGA
    Anane, N.
    Bessalah, H.
    Issad, M.
    Messaoudi, K.
    Anane, M.
    DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 77 - +
  • [38] A Hardware FPGA Implementation of Fault Attack Countermeasure
    Mestiri, Hassen
    Kahri, Fatma
    Bouallegue, Belgacem
    Machhout, Mohsen
    201415TH INTERNATIONAL CONFERENCE ON SCIENCES & TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING (STA'2014), 2014, : 178 - 183
  • [39] An FPGA hardware implementation of the Rijndael block cipher
    Dhoha, Chorfi
    Ben Othman, Slim
    Ben Saoud, Slim
    IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 351 - 354
  • [40] A sum of absolute differences implementation in FPGA hardware
    Wong, S
    Vassiliadis, S
    Cotofana, S
    PROCEEDINGS OF THE 28TH EUROMICRO CONFERENCE, 2002, : 183 - 188