FPGA for high-performance bit-serial pipeline datapath

被引：1
|
作者：
Isshiki, T [1 ]
Shimizugashira, T [1 ]
Ohta, A [1 ]
Amril, I [1 ]
Kunieda, H [1 ]
机构：
[1] Tokyo Inst Technol, Meguro Ku, Tokyo 152, Japan
来源：
PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98 | 1998年
关键词：
D O I：
10.1109/ASPDAC.1998.669490
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we introduce our work on the chip design of a new FPGA chip for highperformance bit-serial pipeline datapath which is customized both in the logic architecture and routing architecture. The chip consists of 200k transistors on 3.5mm square substrate (excluding the IO pad area) using 0.5 mu 2-metal process technology. The estimated clock frequency is 156MHz.
引用
收藏
页码：331 / 332
页数：2
相关论文
共 50 条
  • [21] A C compiler for implementing FPGA based bit-serial DSP systems
    Cyca, Dan
    Turner, Laurence E.
    2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 305 - +
  • [22] Reconfigurable Bit-Serial Operation Using Toggle SOT-MRAM for High-Performance Computing in Memory Architecture
    Wang, Jinkai
    Bai, Yining
    Wang, Hongyu
    Hao, Zuolei
    Wang, Guanda
    Zhang, Kun
    Zhang, Youguang
    Lv, Weifeng
    Zhang, Yue
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (11) : 4535 - 4545
  • [23] BIT-SERIAL MULTIPLIERS AND SQUARERS
    IENNE, P
    VIREDAZ, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (12) : 1445 - 1450
  • [24] On Bit-Serial NoCs for FPGAs
    Kapre, Nachiket
    2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 32 - 39
  • [25] A new approach of a self-timed bit-serial synchronous pipeline architecture
    Rettberg, A
    Zanella, M
    Lehmann, T
    Bobda, C
    14TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2003, : 71 - 77
  • [26] Bit-serial pipeline synthesis and layout for large-scale configurable systems
    Isshiki, T
    Dai, WWM
    Kunieda, H
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 441 - 446
  • [27] BIT-SERIAL MODULAR MULTIPLIER
    TOMLINSON, A
    ELECTRONICS LETTERS, 1989, 25 (24) : 1664 - 1664
  • [28] A fully self-timed bit-serial pipeline architecture for embedded systems
    Rettberg, A
    Zanella, M
    Bobda, C
    Lehmann, T
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1130 - 1131
  • [29] A bit-serial approximate min-sum LDPC decoder and FPGA implementation
    Darabiha, Ahmad
    Carusone, Anthony Chan
    Kschischang, Frank R.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 149 - +
  • [30] Application of Bit-Serial Arithmetic Units for FPGA Implementation of Convolutional Neural Networks
    Csordas, G.
    Feher, B.
    Kovacshazy, T.
    2018 19TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2018, : 322 - 327
12345