FPGA for high-performance bit-serial pipeline datapath

被引：1
|
作者：
Isshiki, T [1 ]
Shimizugashira, T [1 ]
Ohta, A [1 ]
Amril, I [1 ]
Kunieda, H [1 ]
机构：
[1] Tokyo Inst Technol, Meguro Ku, Tokyo 152, Japan
来源：
PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98 | 1998年
关键词：
D O I：
10.1109/ASPDAC.1998.669490
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we introduce our work on the chip design of a new FPGA chip for highperformance bit-serial pipeline datapath which is customized both in the logic architecture and routing architecture. The chip consists of 200k transistors on 3.5mm square substrate (excluding the IO pad area) using 0.5 mu 2-metal process technology. The estimated clock frequency is 156MHz.
引用
收藏
页码：331 / 332
页数：2
相关论文
共 50 条
  • [31] Bit-serial, high-speed image processing system
    Katayama, Hiroshi
    Kanie, Youji
    Taniguchi, Keiji
    Kinoshita, Hiroji
    Systems and Computers in Japan, 1992, 23 (02): : 64 - 80
  • [32] High speed bit-serial parallel processing on array architecture
    Ito, K
    Shimizugashira, T
    Kunieda, H
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 667 - 668
  • [33] A COMPARISON OF BIT-SERIAL AND BIT PARALLEL DCT DESIGNS
    CROOK, D
    FULCHER, J
    VLSI DESIGN, 1995, 3 (01) : 59 - 65
  • [34] Network Pruning for Bit-Serial Accelerators
    Zhao, Xiandong
    Wang, Ying
    Liu, Cheng
    Shi, Cong
    Tu, Kaijie
    Zhang, Lei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (05) : 1597 - 1609
  • [35] BUILDING CIRCUITS WITH BIT-SERIAL ARCHITECTURE
    SMITH, K
    ELECTRONICS-US, 1982, 55 (15): : 70 - 70
  • [36] BIT-SERIAL VLSI SORTER WITH HIGH-RELIABILITY SPECIFICATIONS
    ADAMIDES, ED
    TSALIDES, PG
    THANAILAKIS, A
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (08): : 523 - 536
  • [37] A real-time bit-serial rank filter implementation using xilinx FPGA
    Choo, Chang
    Verma, Punarn
    REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
  • [38] BIT-SERIAL ARCHITECTURE FOR OPTICAL COMPUTING
    HEURING, VP
    JORDAN, HF
    PRATT, JP
    APPLIED OPTICS, 1992, 31 (17): : 3213 - 3224
  • [39] On implementation of fast, bit-serial loops
    Vesterbacka, M
    Palmkvist, K
    Manhammar, L
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 190 - 193
  • [40] BIT-SERIAL PARALLEL PROCESSING SYSTEMS
    BATCHER, KE
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (05) : 377 - 384
12345