FPGA for high-performance bit-serial pipeline datapath

被引：1

作者：

Isshiki, T ^{[1
]}

Shimizugashira, T ^{[1
]}

Ohta, A ^{[1
]}

Amril, I ^{[1
]}

Kunieda, H ^{[1
]}

机构：

[1] Tokyo Inst Technol, Meguro Ku, Tokyo 152, Japan

来源：

PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98 | 1998年

关键词：

D O I：

10.1109/ASPDAC.1998.669490

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce our work on the chip design of a new FPGA chip for highperformance bit-serial pipeline datapath which is customized both in the logic architecture and routing architecture. The chip consists of 200k transistors on 3.5mm square substrate (excluding the IO pad area) using 0.5 mu 2-metal process technology. The estimated clock frequency is 156MHz.

引用

页码：331 / 332

页数：2

共 50 条

[41] Long number bit-serial squarers
Chaniotakis, E
Kalivas, P
Pekmestzi, KZ
17th IEEE Symposium on Computer Arithmetic, Proceedings, 2005, : 29 - 36
[42] BIT-SERIAL DEVICE FOR MAXIMIZATION AND SORTING
YUEN, CK
PROCEEDINGS OF THE IEEE, 1980, 68 (02) : 296 - 297
[43] Family of folded bit-serial multipliers
Ciric, VM
Milentijevic, IZ
Vojinovic, OM
Tokic, TI
TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 614 - 617
[44] High speed word-parallel bit-serial normal basis finite field multiplier and its FPGA implementation
Namin, Ashkan Hosseinzadeh
Wu, Huapeng
Ahmadi, Majid
2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1338 - 1341
[45] Power consumption and performance of low-voltage bit-serial adders
Njolstad, T
Aas, EJ
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 45 - 48
[46] Towards a high-level synthesis of reconfigurable bit-serial architectures
Rettberg, A
Dittmann, H
Zanella, M
Lehmann, T
16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 79 - 84
[47] A HYPERCONCENTRATOR SWITCH FOR ROUTING BIT-SERIAL MESSAGES
CORMEN, TH
LEISERSON, CE
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 10 (03) : 193 - 204
[48] BitPruner: Network Pruning for Bit-serial Accelerators
Zhao, Xiandong
Wang, Ying
Liu, Cheng
Shi, Cong
Tu, Kaijie
Zhang, Lei
PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
[49] FAST ALGORITHMS FOR BIT-SERIAL ROUTING ON A HYPERCUBE
AIELLO, WA
LEIGHTON, FT
MAGGS, BM
NEWMAN, M
MATHEMATICAL SYSTEMS THEORY, 1991, 24 (04): : 253 - 271
[50] BIT-SERIAL REED-SOLOMON ENCODERS
BERLEKAMP, ER
IEEE TRANSACTIONS ON INFORMATION THEORY, 1982, 28 (06) : 869 - 874

← 1 2 3 4 5 →