High speed bit-serial parallel processing on array architecture

被引：0
|
作者：
Ito, K
Shimizugashira, T
Kunieda, H
机构：
来源：
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Word-parallel bit-serial processing is a solution to high speed processing suitable for VLSI, In this paper a new bit-serial parallel processing architecture is proposed, A VLSI chip for a digital filter is designed based on the proposed architecture and it is implemented on a gate array chip. Through the implementation, it Is verified that bit-serial parallel processing on an array architecture achieves high speed processing and easy design.
引用
收藏
页码：667 / 668
页数：2
相关论文
共 50 条
  • [1] BIT-SERIAL PARALLEL PROCESSING SYSTEMS
    BATCHER, KE
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (05) : 377 - 384
  • [2] An on-sensor bit-serial column-parallel processing architecture for high-speed discrete Fourier transform
    Eki, Tatsuya
    Kawahito, Shoji
    Tadokoro, Yoshiaki
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (08) : 642 - 646
  • [3] Bit-serial, high-speed image processing system
    Katayama, Hiroshi
    Kanie, Youji
    Taniguchi, Keiji
    Kinoshita, Hiroji
    [J]. Systems and Computers in Japan, 1992, 23 (02): : 64 - 80
  • [4] BIT-SERIAL PARALLEL PROCESSING UNIT FOR THE HISTOGRAMMING OPERATION
    ABDELGUERFI, M
    KHALAF, S
    SOOD, AK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (07): : 948 - 954
  • [5] A BIT-SERIAL ARCHITECTURE FOR DIGITAL SIGNAL-PROCESSING
    KANOPOULOS, N
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (03): : 289 - 291
  • [6] Bit-serial interleaved high speed division
    Marnane, WP
    Bellis, SJ
    Larsson-Edefors, P
    [J]. ELECTRONICS LETTERS, 1997, 33 (13) : 1124 - 1125
  • [7] A BIT-SERIAL VLSI ARRAY-PROCESSING CHIP FOR IMAGE-PROCESSING
    HEATON, R
    BLEVINS, D
    DAVIS, E
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 364 - 368
  • [8] BUILDING CIRCUITS WITH BIT-SERIAL ARCHITECTURE
    SMITH, K
    [J]. ELECTRONICS-US, 1982, 55 (15): : 70 - 70
  • [9] BIT-SERIAL ARCHITECTURE FOR OPTICAL COMPUTING
    HEURING, VP
    JORDAN, HF
    PRATT, JP
    [J]. APPLIED OPTICS, 1992, 31 (17): : 3213 - 3224
  • [10] A COMPARISON OF BIT-SERIAL AND BIT PARALLEL DCT DESIGNS
    CROOK, D
    FULCHER, J
    [J]. VLSI DESIGN, 1995, 3 (01) : 59 - 65
12345