BIT-SERIAL MULTIPLIERS AND SQUARERS

被引：23

作者：

IENNE, P

VIREDAZ, MA

机构：

[1] Swiss Federal Institute of Technology, Mantra Centre for Neuro-Mimetic Systems

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1994年 / 43卷 / 12期

关键词：

D O I：

10.1109/12.338107

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Traditional bit serial multipliers present one or more clock cycles of data-latency. In some situations, it is desirable to obtain the output after only a combinational delay, as in serial adders and subtracters. A serial multiplier and a squarer with no latency cycles are presented here. Both accept unsigned or sign-extended two's complement numbers and produce an arbitrarily long output. They are fully modular and thus goad candidates for introduction in VLSI libraries.

引用

页码：1445 / 1450

页数：6

共 50 条

[1] Long number bit-serial squarers
Chaniotakis, E
Kalivas, P
Pekmestzi, KZ
17th IEEE Symposium on Computer Arithmetic, Proceedings, 2005, : 29 - 36
[2] Family of folded bit-serial multipliers
Ciric, VM
Milentijevic, IZ
Vojinovic, OM
Tokic, TI
TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 614 - 617
[3] HIGH-PERFORMANCE BIT-SERIAL ADDERS AND MULTIPLIERS
BI, G
JONES, EV
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (01): : 109 - 113
[4] Switching activity in bit-serial constant-coefficient multipliers
Johansson, K
Gustafsson, O
Wanhammar, L
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 469 - 472
[5] ON A BIT-SERIAL INPUT AND BIT-SERIAL OUTPUT MULTIPLIER
GNANASEKARAN, R
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (09) : 878 - 880
[6] BIT-SERIAL BERLEKAMP-LIKE MULTIPLIERS FOR GF(2(M))
FENN, STJ
BENAISSA, M
TAYLOR, D
ELECTRONICS LETTERS, 1995, 31 (22) : 1893 - 1894
[7] Low-complexity bit-serial constant-coefficient multipliers
Johansson, K
Gustasson, O
Wanhammar, L
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 649 - 652
[8] Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference
Lo, Yun-Chen
Liu, Ren-Shuo
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
[9] Long unsigned number systolic serial multipliers and squarers
Pekmestzi, KZ
Kalivas, P
Moshopoulos, N
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (03): : 316 - 321
[10] On-line error detection for bit-serial multipliers in GF(2m)
Fenn, S
Gossel, M
Benaissa, M
Taylor, D
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (01): : 29 - 40

← 1 2 3 4 5 →