BIT-SERIAL MULTIPLIERS AND SQUARERS

被引：23

作者：

IENNE, P

VIREDAZ, MA

机构：

[1] Swiss Federal Institute of Technology, Mantra Centre for Neuro-Mimetic Systems

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1994年 / 43卷 / 12期

关键词：

D O I：

10.1109/12.338107

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Traditional bit serial multipliers present one or more clock cycles of data-latency. In some situations, it is desirable to obtain the output after only a combinational delay, as in serial adders and subtracters. A serial multiplier and a squarer with no latency cycles are presented here. Both accept unsigned or sign-extended two's complement numbers and produce an arbitrarily long output. They are fully modular and thus goad candidates for introduction in VLSI libraries.

引用

页码：1445 / 1450

页数：6

共 50 条

[41] Bit-serial single flux quantum microprocessor CORE
Fujimaki, Akira
Tanaka, Masamitsu
Yamada, Takahiro
Yamanashi, Yuki
Park, Heejoung
Yoshikawa, Nobuyuki
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (03) : 342 - 349
[42] A comparison of bit-parallel and bit-serial architectures for WDM networks
Sivalingam, KM
PHOTONIC NETWORK COMMUNICATIONS, 1999, 1 (01) : 89 - 103
[43] A symmetric differential clock generator for bit-serial hardware
Myjak, MJ
Delgado-Frias, JG
CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 159 - 164
[44] Low power optimization of bit-serial digital filters
Astrom, P
Nilsson, P
Torkelsson, M
TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 229 - 232
[45] DIVISION AND BIT-SERIAL MULTIPLICATION OVER GF(QM)
HASAN, MA
BHARGAVA, VK
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (03): : 230 - 236
[46] A field programmable bit-serial digital signal processor
Rahim, SA
Turner, LE
4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 295 - 298
[47] Distance transform algorithm for bit-serial SIMD architectures
Takala, JH
Viitanen, JO
COMPUTER VISION AND IMAGE UNDERSTANDING, 1999, 74 (02) : 150 - 161
[48] A BIT-SERIAL VLSI RECEPTIVE-FIELD ACCUMULATOR
STROHBEHN, K
ANDREOU, AG
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 323 - 328
[49] HDL Based Implementation of NxN Bit-Serial Multiplier
Akhter, Shamim
Chaturvedi, Saurabh
2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 470 - 474
[50] Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing
Umuroglu, Yaman
Conficconi, Davide
Rasnayake, Lahiru
Preusser, Thomas B.
Sjalander, Magnus
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2019, 12 (03)

← 1 2 3 4 5 →