DIVISION AND BIT-SERIAL MULTIPLICATION OVER GF(QM)

被引：38
|
作者：
HASAN, MA
BHARGAVA, VK
机构：
来源：
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1992年 / 139卷 / 03期
关键词：
MATHEMATICAL TECHNIQUES;
D O I：
10.1049/ip-e.1992.0036
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Division and bit-serial multiplication in finite fields are considered. Using co-ordinates of the supporting elements it is shown that, when field elements are represented by polynomials, division over GF(q(m)) can be performed by solving a system of m linear equations over GF(q). For a canonical basis representation, a relationship between the division and the discrete-time Wiener-Hopf equation of degree m over GF(q) is derived. This relationship leads to a bit-serial multiplication scheme that can be easily realised for all irreducible polynomials.
引用
收藏
页码：230 / 236
页数：7
相关论文
共 50 条
  • [1] Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2m)
    Hariri, Arash
    Reyhani-Masoleh, Arash
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (10) : 1332 - 1345
  • [2] Efficient bit-serial systolic array for division over GF(2m)
    Kim, CH
    Kwon, S
    Hong, CP
    Nam, IG
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 252 - 255
  • [3] ON BIT-SERIAL MULTIPLICATION AND DUAL BASES IN GF(2M)
    STINSON, DR
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1991, 37 (06) : 1733 - 1736
  • [4] THE DESIGN OF A BIT-SERIAL COPROCESSOR TO PERFORM MULTIPLICATION AND DIVISION ON A MASSIVELY PARALLEL ARCHITECTURE
    MORLEY, RE
    CHRISTENSEN, GE
    SULLIVAN, TJ
    SYSTOLIC ARRAY PROCESSORS, 1989, : 497 - 503
  • [5] Low-space bit-serial systolic array architecture for interleaved multiplication over GF(2m)
    Ibrahim, Atef
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2021, 15 (03): : 223 - 229
  • [6] Dual bases and bit-serial multiplication in Fqn
    Gollmann, D
    THEORETICAL COMPUTER SCIENCE, 1999, 226 (1-2) : 45 - 59
  • [7] A NEW BIT-SERIAL SYSTOLIC MULTIPLIER OVER GF(2M)
    ZHOU, BB
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (06) : 749 - 751
  • [8] A new bit-serial multiplier over GF(pm) using irreducible trinomials
    Chang, Nam Su
    Kim, Tae Hyun
    Kim, Chang Han
    Han, Dong-Guk
    Lim, Jongin
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2010, 60 (02) : 355 - 361
  • [9] Bit-serial AOP arithmetic architectures over GF(2m)
    Kim, HS
    Yoo, KY
    INFRASTRUCTURE SECURITY, PROCEEDINGS, 2002, 2437 : 303 - 313
  • [10] Bit-serial interleaved high speed division
    Marnane, WP
    Bellis, SJ
    Larsson-Edefors, P
    ELECTRONICS LETTERS, 1997, 33 (13) : 1124 - 1125
12345