Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2m)

被引:45
|
作者
Hariri, Arash [1 ]
Reyhani-Masoleh, Arash [1 ]
机构
[1] Univ Western Ontario, Dept Elect & Comp Engn, Fac Engn, London, ON N6A 5B9, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Montgomery multiplication; squaring; finite (or Galois) fields; bit-serial; bit-parallel; trinomials; pentanomials; MULTIPLIERS; ARCHITECTURES; CRYPTOPROCESSOR; FIELDS;
D O I
10.1109/TC.2009.70
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiplication and squaring are main finite field operations in cryptographic computations and designing efficient multipliers and squarers affect the performance of cryptosystems. In this paper, we consider the Montgomery multiplication in the binary extension fields and study different structures of bit-serial and bit-parallel multipliers. For each of these structures, we study the role of the Montgomery factor, and then by using appropriate factors, propose new architectures. Specifically, we propose two bit-serial multipliers for general irreducible polynomials, and then derive bit-parallel Montgomery multipliers for two important classes of irreducible polynomials. In this regard, first we consider trinomials and provide a way for finding efficient Montgomery factors which results in a low time complexity. Then, we consider type-II irreducible pentanomials and design two bit-parallel multipliers which are comparable to the best finite field multipliers reported in the literature. Moreover, we consider squaring using this family of irreducible polynomials and show that this operation can be performed very fast with the time complexity of two XOR gates.
引用
收藏
页码:1332 / 1345
页数:14
相关论文
共 50 条
  • [1] Fast and Pipelined Bit-Parallel Montgomery Multiplication and Squaring over GF(2m)
    Rashidi, Bahram
    Sayedi, Sayed Masoud
    Farashahi, Reza Rezaeian
    [J]. 2015 12TH INTERNATIONAL IRANIAN SOCIETY OF CRYPTOLOGY CONFERENCE ON INFORMATION SECURITY AND CRYPTOLOGY (ISCISC), 2015, : 17 - 22
  • [2] Efficient bit-parallel systolic architecture for multiplication and squaring over GF(2m)
    Kim, Kee-Won
    Kim, Seung-Hoon
    [J]. IEICE ELECTRONICS EXPRESS, 2018, 15 (02):
  • [3] Compact bit-parallel systolic montgomery multiplication over GF(2m) generated by trinomials
    Lee, Chiou-Yng
    Chen, Chin-Chin
    Lu, Erl-Huei
    [J]. TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 259 - 262
  • [4] ON BIT-SERIAL MULTIPLICATION AND DUAL BASES IN GF(2M)
    STINSON, DR
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1991, 37 (06) : 1733 - 1736
  • [5] Efficient implementation of bit-parallel fault tolerant polynomial basis multiplication and squaring over GF(2m)
    Rashidi, Bahram
    Sayedi, Sayed Masoud
    Farashahi, Reza Rezaeian
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (01): : 18 - 29
  • [6] Efficient Bit-Serial Finite Field Montgomery Multiplier in GF(2m)
    Wu, Huapeng
    [J]. 2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 527 - 530
  • [7] A NEW BIT-SERIAL SYSTOLIC MULTIPLIER OVER GF(2M)
    ZHOU, BB
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (06) : 749 - 751
  • [8] Bit-serial AOP arithmetic architectures over GF(2m)
    Kim, HS
    Yoo, KY
    [J]. INFRASTRUCTURE SECURITY, PROCEEDINGS, 2002, 2437 : 303 - 313
  • [9] Low Complexity LFSR Based Bit-Serial Montgomery Multiplier in GF(2m)
    Wu, Huapeng
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1962 - 1965
  • [10] Compact Bit-Parallel Systolic Multiplier Over GF(2m)
    Ibrahim, Atef
    Gebali, Fayez
    Bouteraa, Yassine
    Tariq, Usman
    Ahanger, Tariq
    Alnowaiser, Khaled
    [J]. IEEE CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2021, 44 (02): : 199 - 205