共 50 条
- [31] A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks [J]. Photonic Network Communication, 1999, 1 : 89 - 103
- [32] A new reconfigurable bit-serial systolic divider for GF(2M) and GF(P). [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 105 - 108
- [33] Bit-parallel systolic modular multipliers for a class of GF(2m) [J]. ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 51 - 58
- [34] Universal VLSI architecture for bit-parallel computation in GF(2m) [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 125 - 128
- [35] On-line error detection for bit-serial multipliers in GF(2m) [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (01): : 29 - 40
- [36] On-Line Error Detection for Bit-Serial Multipliers in GF(2m) [J]. Journal of Electronic Testing, 1998, 13 : 29 - 40
- [37] High Speed Bit-Parallel Systolic Multiplier over GF (2m) for Cryptographic Application [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 244 - 247
- [38] Design of High-Speed Bit-Serial Divider in GF(2m) [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 713 - 716
- [40] Bit-Parallel Arithmetic Implementations over Finite Fields GF(2m) with Reconfigurable Hardware [J]. Acta Applicandae Mathematica, 2002, 73 : 337 - 356