Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2m)

被引:45
|
作者
Hariri, Arash [1 ]
Reyhani-Masoleh, Arash [1 ]
机构
[1] Univ Western Ontario, Dept Elect & Comp Engn, Fac Engn, London, ON N6A 5B9, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Montgomery multiplication; squaring; finite (or Galois) fields; bit-serial; bit-parallel; trinomials; pentanomials; MULTIPLIERS; ARCHITECTURES; CRYPTOPROCESSOR; FIELDS;
D O I
10.1109/TC.2009.70
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiplication and squaring are main finite field operations in cryptographic computations and designing efficient multipliers and squarers affect the performance of cryptosystems. In this paper, we consider the Montgomery multiplication in the binary extension fields and study different structures of bit-serial and bit-parallel multipliers. For each of these structures, we study the role of the Montgomery factor, and then by using appropriate factors, propose new architectures. Specifically, we propose two bit-serial multipliers for general irreducible polynomials, and then derive bit-parallel Montgomery multipliers for two important classes of irreducible polynomials. In this regard, first we consider trinomials and provide a way for finding efficient Montgomery factors which results in a low time complexity. Then, we consider type-II irreducible pentanomials and design two bit-parallel multipliers which are comparable to the best finite field multipliers reported in the literature. Moreover, we consider squaring using this family of irreducible polynomials and show that this operation can be performed very fast with the time complexity of two XOR gates.
引用
收藏
页码:1332 / 1345
页数:14
相关论文
共 50 条
  • [31] A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks
    Krishna M. Sivalingam
    [J]. Photonic Network Communication, 1999, 1 : 89 - 103
  • [32] A new reconfigurable bit-serial systolic divider for GF(2M) and GF(P).
    Cohen, AE
    Parhi, KK
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 105 - 108
  • [33] Bit-parallel systolic modular multipliers for a class of GF(2m)
    Lee, CY
    Lu, EH
    Lee, JY
    [J]. ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 51 - 58
  • [34] Universal VLSI architecture for bit-parallel computation in GF(2m)
    Lin, CC
    Chang, FK
    Chang, HC
    Lee, CY
    [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 125 - 128
  • [35] On-line error detection for bit-serial multipliers in GF(2m)
    Fenn, S
    Gossel, M
    Benaissa, M
    Taylor, D
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (01): : 29 - 40
  • [36] On-Line Error Detection for Bit-Serial Multipliers in GF(2m)
    Sebastian Fenn
    Michael Gossel
    Mohammed Benaissa
    David Taylor
    [J]. Journal of Electronic Testing, 1998, 13 : 29 - 40
  • [37] High Speed Bit-Parallel Systolic Multiplier over GF (2m) for Cryptographic Application
    Sargunam, B.
    Mozhi, S. Arul
    Dhanasekaran, R.
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 244 - 247
  • [38] Design of High-Speed Bit-Serial Divider in GF(2m)
    Lin, Wen-Ching
    Shieh, Ming-Der
    Wu, Chien-Ming
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 713 - 716
  • [39] Bit-parallel arithmetic implementations over finite fields GF(2m) with reconfigurable hardware
    Imaña, JL
    [J]. ACTA APPLICANDAE MATHEMATICAE, 2002, 73 (03) : 337 - 356
  • [40] Bit-Parallel Arithmetic Implementations over Finite Fields GF(2m) with Reconfigurable Hardware
    José Luis Imaña
    [J]. Acta Applicandae Mathematica, 2002, 73 : 337 - 356