A new reconfigurable bit-serial systolic divider for GF(2M) and GF(P).

被引：0

作者：

Cohen, AE ^{[1
]}

Parhi, KK ^{[1
]}

机构：

[1] Univ Minnesota Twin Cities, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA

来源：

2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING | 2005年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper focuses on the design of a new dual field divider that can achieve performance of 1/m throughput. This dual field division unit can operate at 118 MHz with a latency of 7m - 2 cycles and has an area requirement 15 XOR2, 40 AN D2, 29 MUX2, and 7 INV gates per processing element with a total of 2m processing elements. It is intended to be used in an Elliptic Curve Crypto-Accelerator for GF(2(n)) and GF(p). The actual performance for scalar point multiplication in GF(2(571)) running at 100 MHz would be 20.4 kP/s. The actual performance for scalar point multiplication in GF(p) with broken vertical bar p broken vertical bar = 521 running at 100 MHz would be 24.4 kP/s.

引用

页码：105 / 108

页数：4

共 50 条

[1] A NEW BIT-SERIAL SYSTOLIC MULTIPLIER OVER GF(2M)
ZHOU, BB
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (06) : 749 - 751
[2] Design of High-Speed Bit-Serial Divider in GF(2m)
Lin, Wen-Ching
Shieh, Ming-Der
Wu, Chien-Ming
[J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 713 - 716
[3] NEW BIT-SERIAL SYSTOLIC MULTIPLIER FOR GF(2M) USING IRREDUCIBLE TRINOMIALS
DIAB, M
POLI, A
[J]. ELECTRONICS LETTERS, 1991, 27 (13) : 1183 - 1184
[4] Efficient bit-serial systolic array for division over GF(2m)
Kim, CH
Kwon, S
Hong, CP
Nam, IG
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 252 - 255
[5] BIT-SERIAL SYSTOLIC DIVIDER AND MULTIPLIER FOR FINITE-FIELDS GF(2(M))
HASAN, MA
BHARGAVA, VK
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (08) : 972 - 980
[6] ON BIT-SERIAL MULTIPLICATION AND DUAL BASES IN GF(2M)
STINSON, DR
[J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1991, 37 (06) : 1733 - 1736
[7] A Versatile Reconfigurable Bit-Serial Multiplier Architecture in Finite Fields GF(2m)
Nikooghadam, Morteza
Malekian, Ehsan
Zakerolhosseini, Ali
[J]. ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 227 - 234
[8] A DUAL BASIS BIT-SERIAL SYSTOLIC MULTIPLIER FOR GF(2(M))
FENN, STJ
TAYLOR, D
BENAISSA, M
[J]. INTEGRATION-THE VLSI JOURNAL, 1995, 18 (2-3) : 139 - 149
[9] Bit-serial AOP arithmetic architectures over GF(2m)
Kim, HS
Yoo, KY
[J]. INFRASTRUCTURE SECURITY, PROCEEDINGS, 2002, 2437 : 303 - 313
[10] Improved throughput bit-serial multiplier for GF(2m) fields
Selimis, George N.
Fournaris, Apostolos P.
Michail, Harris E.
Koufoplavlou, Odysseas
[J]. INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) : 217 - 226

← 1 2 3 4 5 →