A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks

被引:0
|
作者
Krishna M. Sivalingam
机构
[1] Washington State University,School of Electrical Engg. & Computer Science
来源
关键词
optical wavelength division multiplexing (WDM) Networks; bit parallel; bit serial; star architecture; shufflenet architecture;
D O I
暂无
中图分类号
学科分类号
摘要
Wavelength division multiplexing (WDM) is emerging as a viable solution to reduce the electronic processing bottleneck in very high-speed optical networks. A set of parallel and independent channels are created on a single fiber using this technique. Parallel communication utilizing the WDM channels may be accomplished in two ways: (i) bit serial, where each source-destination pair communicates using one wavelength and data are sent serially on this wavelength; and (ii) bit parallel, where each source-destination pair communicates using a subset of channels and data are sent in multiple-bit words. Three architectures are studied in the paper: single-hop bit-serial star, single-hop bit-parallel star, and multi-hop bit-parallel shufflenet. The objective of this paper is to evaluate these architectures with respect to average packet delay, network utilization, and link throughput. It is shown that the Shufflenet offers the lowest latency but suffers from high cost and low link throughput. The star topology with bit-parallel access offers lower latency than the bit-serial star, but is more expensive to implement.
引用
收藏
页码:89 / 103
页数:14
相关论文
共 50 条
  • [1] A comparison of bit-parallel and bit-serial architectures for WDM networks
    Sivalingam, KM
    [J]. PHOTONIC NETWORK COMMUNICATIONS, 1999, 1 (01) : 89 - 103
  • [2] A COMPARISON OF BIT-SERIAL AND BIT PARALLEL DCT DESIGNS
    CROOK, D
    FULCHER, J
    [J]. VLSI DESIGN, 1995, 3 (01) : 59 - 65
  • [3] Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2m)
    Hariri, Arash
    Reyhani-Masoleh, Arash
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (10) : 1332 - 1345
  • [4] Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator Using In-Situ Processing-In-SRAM
    Al-Hawaj, Khalid
    Afuye, Olalekan
    Agwa, Shady
    Apsel, Alyssa
    Batten, Christopher
    [J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [5] BIT-SERIAL PARALLEL PROCESSING SYSTEMS
    BATCHER, KE
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (05) : 377 - 384
  • [6] ON A BIT-SERIAL INPUT AND BIT-SERIAL OUTPUT MULTIPLIER
    GNANASEKARAN, R
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (09) : 878 - 880
  • [7] WDM component requirements for bit-parallel fiber optic computer networks
    Bergman, LA
    Morookian, J
    Yeh, C
    [J]. DESIGN AND MANUFACTURING OF WDM DEVICES, 1998, 3234 : 2 - 13
  • [8] Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference
    Lo, Yun-Chen
    Liu, Ren-Shuo
    [J]. 2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [9] Distance transform algorithm for bit-serial SIMD architectures
    Takala, JH
    Viitanen, JO
    [J]. COMPUTER VISION AND IMAGE UNDERSTANDING, 1999, 74 (02) : 150 - 161
  • [10] BIT-SERIAL PARALLEL PROCESSING UNIT FOR THE HISTOGRAMMING OPERATION
    ABDELGUERFI, M
    KHALAF, S
    SOOD, AK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (07): : 948 - 954