共 50 条
- [2] A COMPARISON OF BIT-SERIAL AND BIT PARALLEL DCT DESIGNS [J]. VLSI DESIGN, 1995, 3 (01) : 59 - 65
- [4] Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator Using In-Situ Processing-In-SRAM [J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
- [5] BIT-SERIAL PARALLEL PROCESSING SYSTEMS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (05) : 377 - 384
- [7] WDM component requirements for bit-parallel fiber optic computer networks [J]. DESIGN AND MANUFACTURING OF WDM DEVICES, 1998, 3234 : 2 - 13
- [8] Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference [J]. 2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
- [10] BIT-SERIAL PARALLEL PROCESSING UNIT FOR THE HISTOGRAMMING OPERATION [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (07): : 948 - 954