A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks

被引:0
|
作者
Krishna M. Sivalingam
机构
[1] Washington State University,School of Electrical Engg. & Computer Science
来源
关键词
optical wavelength division multiplexing (WDM) Networks; bit parallel; bit serial; star architecture; shufflenet architecture;
D O I
暂无
中图分类号
学科分类号
摘要
Wavelength division multiplexing (WDM) is emerging as a viable solution to reduce the electronic processing bottleneck in very high-speed optical networks. A set of parallel and independent channels are created on a single fiber using this technique. Parallel communication utilizing the WDM channels may be accomplished in two ways: (i) bit serial, where each source-destination pair communicates using one wavelength and data are sent serially on this wavelength; and (ii) bit parallel, where each source-destination pair communicates using a subset of channels and data are sent in multiple-bit words. Three architectures are studied in the paper: single-hop bit-serial star, single-hop bit-parallel star, and multi-hop bit-parallel shufflenet. The objective of this paper is to evaluate these architectures with respect to average packet delay, network utilization, and link throughput. It is shown that the Shufflenet offers the lowest latency but suffers from high cost and low link throughput. The star topology with bit-parallel access offers lower latency than the bit-serial star, but is more expensive to implement.
引用
收藏
页码:89 / 103
页数:14
相关论文
共 50 条
  • [41] A HYPERCONCENTRATOR SWITCH FOR ROUTING BIT-SERIAL MESSAGES
    CORMEN, TH
    LEISERSON, CE
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 10 (03) : 193 - 204
  • [42] Bit-Parallel Multiple Pattern Matching
    Tuan Tu Tran
    Giraud, Mathieu
    Varre, Jean-Stephane
    [J]. PARALLEL PROCESSING AND APPLIED MATHEMATICS, PT II, 2012, 7204 : 292 - 301
  • [43] Bit-parallel computation for string alignment
    Yu, Yunqing
    Baba, Kensuke
    Hanmei, E.
    Murakami, Kazuaki
    [J]. RECENT PROGRESS IN COMPUTATIONAL SCIENCES AND ENGINEERING, VOLS 7A AND 7B, 2006, 7A-B : 589 - 593
  • [44] BitPruner: Network Pruning for Bit-serial Accelerators
    Zhao, Xiandong
    Wang, Ying
    Liu, Cheng
    Shi, Cong
    Tu, Kaijie
    Zhang, Lei
    [J]. PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [45] The asynchronous counterflow pipeline bit-serial multiplier
    Tosic, MB
    Stojcev, MK
    Maksimovic, DM
    Djordjevic, GL
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (12) : 985 - 1004
  • [46] FAST ALGORITHMS FOR BIT-SERIAL ROUTING ON A HYPERCUBE
    AIELLO, WA
    LEIGHTON, FT
    MAGGS, BM
    NEWMAN, M
    [J]. MATHEMATICAL SYSTEMS THEORY, 1991, 24 (04): : 253 - 271
  • [47] A Hardware Implementation of Word-Parallel Bit-Serial Polynomial Basis Multiplier
    Cho, Yong Suk
    Choi, Jae Yeon
    [J]. COMPUTER APPLICATIONS FOR GRAPHICS, GRID COMPUTING, AND INDUSTRIAL ENVIRONMENT, 2012, 351 : 176 - +
  • [48] A Quantum-Inspired Model for Bit-Serial SIMD-Parallel Computation
    Dietz, Henry
    Shafran, Aury
    Murphy, Gregory Austin
    [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2020, 2022, 13149 : 151 - 159
  • [49] THE DESIGN OF A BIT-SERIAL COPROCESSOR TO PERFORM MULTIPLICATION AND DIVISION ON A MASSIVELY PARALLEL ARCHITECTURE
    MORLEY, RE
    CHRISTENSEN, GE
    SULLIVAN, TJ
    [J]. SYSTOLIC ARRAY PROCESSORS, 1989, : 497 - 503
  • [50] Non-synchronous control of bit-serial video signal processor array architectures
    Riocreux, PA
    Yates, RB
    [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 165 - 168