DIVISION AND BIT-SERIAL MULTIPLICATION OVER GF(QM)

被引：38
|
作者：
HASAN, MA
BHARGAVA, VK
机构：
来源：
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1992年 / 139卷 / 03期
关键词：
MATHEMATICAL TECHNIQUES;
D O I：
10.1049/ip-e.1992.0036
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Division and bit-serial multiplication in finite fields are considered. Using co-ordinates of the supporting elements it is shown that, when field elements are represented by polynomials, division over GF(q(m)) can be performed by solving a system of m linear equations over GF(q). For a canonical basis representation, a relationship between the division and the discrete-time Wiener-Hopf equation of degree m over GF(q) is derived. This relationship leads to a bit-serial multiplication scheme that can be easily realised for all irreducible polynomials.
引用
收藏
页码：230 / 236
页数：7
相关论文
共 50 条
  • [31] On Bit-Serial NoCs for FPGAs
    Kapre, Nachiket
    2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 32 - 39
  • [32] On-line error detection for bit-serial multipliers in GF(2m)
    Fenn, S
    Gossel, M
    Benaissa, M
    Taylor, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (01): : 29 - 40
  • [33] BIT-SERIAL MODULAR MULTIPLIER
    TOMLINSON, A
    ELECTRONICS LETTERS, 1989, 25 (24) : 1664 - 1664
  • [34] Design of High-Speed Bit-Serial Divider in GF(2m)
    Lin, Wen-Ching
    Shieh, Ming-Der
    Wu, Chien-Ming
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 713 - 716
  • [35] BIT-SERIAL SYSTOLIC DIVIDER AND MULTIPLIER FOR FINITE-FIELDS GF(2(M))
    HASAN, MA
    BHARGAVA, VK
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (08) : 972 - 980
  • [36] Efficient Bit-Serial Finite Field Montgomery Multiplier in GF(2m)
    Wu, Huapeng
    2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 527 - 530
  • [37] On-Line Error Detection for Bit-Serial Multipliers in GF(2m)
    Sebastian Fenn
    Michael Gossel
    Mohammed Benaissa
    David Taylor
    Journal of Electronic Testing, 1998, 13 : 29 - 40
  • [38] Improving Memory Access Locality for Vectorized Bit-serial Matrix Multiplication in Reconfigurable Computing
    Rasnayake, Lahiru
    Sjalander, Magnus
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 415 - 418
  • [39] Variable-Accuracy Bit-serial Multiplication with Row Bypassing for Ultra Low Power
    Lu, Yue
    Kazmierski, Tom J.
    2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2017,
  • [40] EFFICIENT BIT-SERIAL MULTIPLICATION AND THE DISCRETE-TIME WIENER-HOPF EQUATION OVER FINITE-FIELDS
    MORII, M
    KASAHARA, M
    WHITING, DL
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1989, 35 (06) : 1177 - 1183
12345