DIVISION AND BIT-SERIAL MULTIPLICATION OVER GF(QM)

被引：38
|
作者：
HASAN, MA
BHARGAVA, VK
机构：
来源：
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1992年 / 139卷 / 03期
关键词：
MATHEMATICAL TECHNIQUES;
D O I：
10.1049/ip-e.1992.0036
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Division and bit-serial multiplication in finite fields are considered. Using co-ordinates of the supporting elements it is shown that, when field elements are represented by polynomials, division over GF(q(m)) can be performed by solving a system of m linear equations over GF(q). For a canonical basis representation, a relationship between the division and the discrete-time Wiener-Hopf equation of degree m over GF(q) is derived. This relationship leads to a bit-serial multiplication scheme that can be easily realised for all irreducible polynomials.
引用
收藏
页码：230 / 236
页数：7
相关论文
共 50 条
  • [21] An area-efficient bit-serial integer and GF(2") multiplier
    Schimmler, Manfred
    Schmidt, Bertil
    Lang, Hans-Werner
    Heithecker, Sven
    MICROELECTRONIC ENGINEERING, 2007, 84 (02) : 253 - 259
  • [22] A new bit-serial architecture for field multiplication using polynomial bases
    Reyhani-Masoleh, Arash
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 300 - 314
  • [23] New low complexity bidirectional systolic structures for serial multiplication over the finite field GF(qm)
    Mekhallalati, MC
    Ibrahim, MK
    Ashur, AS
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (01): : 55 - 60
  • [24] BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
    Umuroglu, Yaman
    Rasnayake, Lahiru
    Sjalander, Magnus
    2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 307 - 314
  • [25] VLSI STRUCTURES FOR BIT-SERIAL MODULAR MULTIPLICATION USING BASIS CONVERSION
    PARKER, MG
    BENAISSA, M
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (06): : 381 - 390
  • [26] A new reconfigurable bit-serial systolic divider for GF(2M) and GF(P).
    Cohen, AE
    Parhi, KK
    2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 105 - 108
  • [27] Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference
    Lo, Yun-Chen
    Liu, Ren-Shuo
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [28] A new word-parallel bit-serial normal basis multiplier over GF(2m)
    Cho, Yong Suk
    Choi, Jae Yeon
    International Journal of Control and Automation, 2013, 6 (03): : 209 - 216
  • [29] Improved throughput bit-serial multiplier for GF(2m) fields
    Selimis, George N.
    Fournaris, Apostolos P.
    Michail, Harris E.
    Koufoplavlou, Odysseas
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) : 217 - 226
  • [30] BIT-SERIAL MULTIPLIERS AND SQUARERS
    IENNE, P
    VIREDAZ, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (12) : 1445 - 1450
12345