Reconfigurable FIR Filter Using Distributed Arithmetic Residue Number System Algorithm Based on Thermometer Coding

被引:0
|
作者
Jayashri, S. [1 ]
Saranya, P. [1 ]
机构
[1] Adhiparasakthi Engn Coll, Elect & Commun Engn, Melmaruvathur, Tamil Nadu, India
关键词
Distributed Arithmetic; FIR Filter; Multiplier less; Residue Number System; Thermometer code;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware implementation of FIR Filter has major applications in Analog and Digital areas. In digital signal processing FIR filters are used in separation of signals and in signal restoration purpose. The filter in the existing method is designed using multiplier technique which increases the area, delay, power and also designed using multiplier less technique by using binary input which requires much scaling. It is aimed to design a reconfigurable FIR filter which reduces area, delay also improves the speed and performance. In this method the input is converted into its residues by introducing residue number system and encoded as thermometer code which provides a simple means to perform modular inner product computation. The proposed work is designed using distributed arithmetic algorithm by introducing inner product computation method. The reconfigurable FIR filter is designed using reconfigurable look up table. The reconfigurable filter is coded using Veri log code and synthesized using Cadence Software.
引用
下载
收藏
页数:5
相关论文
共 50 条
  • [21] Design of Reconfigurable FIR Filter System Based on FPGA
    Xu Guo-sheng
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 4669 - 4674
  • [22] Simplified fault-tolerant FIR filter architecture based on redundant residue number system
    Luan, Zhibin
    Chen, Xiang
    Ge, Ning
    Wang, Zhaocheng
    ELECTRONICS LETTERS, 2014, 50 (23) : 1768 - 1769
  • [23] Residue number system arithmetic based on integrated nanophotonics
    Peng, Jiaxin
    Sun, Shuai
    Narayana, Vikram K.
    Sorger, Volker J.
    El-Ghazawi, Tarek
    OPTICS LETTERS, 2018, 43 (09) : 2026 - 2029
  • [24] An efficient arithmetic unit based on residue number system
    Arad, BS
    Sutrave, AK
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 1 - 4
  • [25] Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic
    Chowdari, Ch Pratyusha
    Seventline, J. B.
    INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2020, 23 (03) : 549 - 557
  • [26] Low Power FIR Filter implementation on FPGA using Parallel Distributed Arithmetic
    Khan, Shaheen
    Jaffery, Zainul Abdin
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [27] Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic
    Ch Pratyusha Chowdari
    J. B. Seventline
    International Journal of Speech Technology, 2020, 23 : 549 - 557
  • [28] Area-time performance of VLSI FIR filter architectures based on residue arithmetic
    Paliouras, V
    Stouraitis, T
    23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 576 - 583
  • [29] Area-efficient FIR filter design on FPGAs using distributed arithmetic
    Longa, Patrick
    Miri, Ali
    2006 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2006, : 248 - +
  • [30] Efficient Arithmetic-Residue-Based SEU-Tolerant FIR Filter Design
    Gao, Zhen
    Reviriego, Pedro
    Pan, Wen
    Xu, Zhan
    Zhao, Ming
    Wang, Jing
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (08) : 497 - 501