Reconfigurable FIR Filter Using Distributed Arithmetic Residue Number System Algorithm Based on Thermometer Coding

被引:0
|
作者
Jayashri, S. [1 ]
Saranya, P. [1 ]
机构
[1] Adhiparasakthi Engn Coll, Elect & Commun Engn, Melmaruvathur, Tamil Nadu, India
关键词
Distributed Arithmetic; FIR Filter; Multiplier less; Residue Number System; Thermometer code;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware implementation of FIR Filter has major applications in Analog and Digital areas. In digital signal processing FIR filters are used in separation of signals and in signal restoration purpose. The filter in the existing method is designed using multiplier technique which increases the area, delay, power and also designed using multiplier less technique by using binary input which requires much scaling. It is aimed to design a reconfigurable FIR filter which reduces area, delay also improves the speed and performance. In this method the input is converted into its residues by introducing residue number system and encoded as thermometer code which provides a simple means to perform modular inner product computation. The proposed work is designed using distributed arithmetic algorithm by introducing inner product computation method. The reconfigurable FIR filter is designed using reconfigurable look up table. The reconfigurable filter is coded using Veri log code and synthesized using Cadence Software.
引用
下载
收藏
页数:5
相关论文
共 50 条
  • [41] A secure image coding scheme using residue number system
    Ammar, A
    Al Kabbany, A
    Youssef, M
    Emam, A
    PROCEEDINGS OF THE EIGHTEENTH NATIONAL RADIO SCIENCE CONFERENCE, VOLS 1 AND 2, 2001, : 399 - 405
  • [42] Efficient Architecture for the Realization of 2-D Adaptive FIR Filter Using Distributed Arithmetic
    Prabhat Chandra Shrivastava
    Prashant Kumar
    Manish Tiwari
    Amit Dhawan
    Circuits, Systems, and Signal Processing, 2021, 40 : 1458 - 1478
  • [43] Efficient Architecture for the Realization of 2-D Adaptive FIR Filter Using Distributed Arithmetic
    Shrivastava, Prabhat Chandra
    Kumar, Prashant
    Tiwari, Manish
    Dhawan, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (03) : 1458 - 1478
  • [44] Parallel Distributed Arithmetic FIR Filter Design Based on 4:2 Compressors on Xilinx FPGAs
    Zhang, Xiaoqiang
    Tu, Le
    Chen, Dihu
    Yuan, Yuelai
    Huang, Kan
    Wang, Zixin
    PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC 2K17), 2017, : 43 - 49
  • [45] Analysis and Implementation of High Performance Reconfigurable Finite Impulse Response Filter Using Distributed Arithmetic
    E. Chitra
    T. Vigneswaran
    S. Malarvizhi
    Wireless Personal Communications, 2018, 102 : 3413 - 3425
  • [46] High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm
    Kumar, Prashant
    Shrivastava, Prabhat Chandra
    Tiwari, Manish
    Mishra, Ganga Ram
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (03) : 1099 - 1113
  • [47] Analysis and Implementation of High Performance Reconfigurable Finite Impulse Response Filter Using Distributed Arithmetic
    Chitra, E.
    Vigneswaran, T.
    Malarvizhi, S.
    WIRELESS PERSONAL COMMUNICATIONS, 2018, 102 (04) : 3413 - 3425
  • [48] High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm
    Prashant Kumar
    Prabhat Chandra Shrivastava
    Manish Tiwari
    Ganga Ram Mishra
    Circuits, Systems, and Signal Processing, 2019, 38 : 1099 - 1113
  • [49] A novel residue arithmetic hardware algorithm using a signed-digit number representation
    Wei, SG
    Shimizu, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (12) : 2056 - 2064
  • [50] An RNS Based Reconfigurable FIR Filter Design Using Shift and Add Approach
    Kotha, Srinivasa Reddy
    Bajaj, Sumit
    Kumar, Sahoo Subhendu
    2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 640 - 645